

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA:UMA platform installed

OPS:Optimus

HR:Huron River

CR:Chief River

V: V-Series installed

<Core Design>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

Cover Page

Size

A4

Document Number

LA480s


Rev

SA

Date: Tuesday, March 06, 2012

Sheet 1 of 103

Block Diagram (UMA/Optimus co-lay)



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SD0	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPI015	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPI08	GPI08 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	X
LANE2	WLAN
LANE3	Card Reader
LANE4	LAN
LANE5	X
LANE6	X
LANE7	X
LANE8	X

USB Table port9 is debug port

Pair	Device
0	X
1	USB3.0 ext port 1
2	USB2.0 ext port 3
3	USB3.0 ext port 2
4	BLUETOOTH (USB1.1)
5	Card Reader
6	X
7	X
8	WWAN
9	USB2.0 ext port 4
10	FingerPrint
11	WLAN
12	CCD
13	X

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV
Device	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

SATA Table

SATA	
Pair	Device
0	mSATA
1	HDD1
2	N/A
3	N/A
4	ODD
5	N/A

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size A3


Document Number LA480s

Rev SA

Date: Tuesday, March 06, 2012

Sheet 3 of 103

SSID = CPU






<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title			
CPU (PCIe/DMI/FDI)			
Size A3	Document Number		Rev SA
	LA480s		
Date:	Tuesday, March 06, 2012	Sheet	4 of 103

SSID = CPU



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				CPU (DDR)	
Size	Document Number			Rev	
A3	LA480s			SA	
Date: Tuesday, March 06, 2012		Sheet 6		of 103	












SSID = CPU

SANDY

RESERVED



12 DDR_WR_VREF01
12 DDR_WR_VREF02



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size
A4


Document Number

LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 7 of 103



VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y25 VCC
Y24 VCC
Y23 VCC
Y22 VCC
Y21 VCC
Y20 VCC
Y19 VCC
Y18 VCC
Y17 VCC
Y16 VCC
Y15 VCC
Y14 VCC
Y13 VCC
Y12 VCC
Y11 VCC
Y10 VCC
Y9 VCC
Y8 VCC
Y7 VCC
Y6 VCC
Y5 VCC
Y4 VCC
Y3 VCC
Y2 VCC
Y1 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U25 VCC
U24 VCC
U23 VCC
U22 VCC
U21 VCC
U20 VCC
U19 VCC
U18 VCC
U17 VCC
U16 VCC
U15 VCC
U14 VCC
U13 VCC
U12 VCC
U11 VCC
U10 VCC
U9 VCC
U8 VCC
U7 VCC
U6 VCC
U5 VCC
U4 VCC
U3 VCC
U2 VCC
U1 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

AUBURNF

CORE SUPPLY

PEG AND DDR

SENSE LINES

SVID

POWER

SANDY


VIDALERT#
VIDSCLK#
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO L10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO F11
VCCIO E14
VCCIO E12
VCCIO E11
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C12
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23




VCCIO: 8. 5A



AJ29 H_CPU_SVIDALRT#
AJ30 H_CPU_SVIDCLK#
AJ28 H_CPU_SVIDDAT

AJ35
AJ34


B10
A10



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
CPU (VCC_CORE)			
Size	Document Number	Rev	
Custom	LA480s	SA	
Date:	Wednesday, March 07, 2012	Sheet	8 of 103



BOM Control	
	R906/R907
CRV	100 ohm
HR	10 ohm

	HR	CRV
	10K ohm	1K ohm
	-----	66.10236.04L

SSID = CPU



D

C

B

A

BLANK


<Core Design>

緯創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title <Title>		
Size A4	Document Number LA480s	Rev SA
Date:	Tuesday, March 06, 2012	Sheet 11 of 103

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.

For CRV



D

C

B


A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title <Title>		
Size A4	Document Number LA480s	Rev SA
Date:	Tuesday, March 06, 2012	Sheet 13 of 103

SSID = MEMORY




Thermal EVENT

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM1			
Size A2	Document Number		Rev
	LA480s		SA
Date:	Tuesday, March 06, 2012		Sheet 14 of 103


SSID = MEMORY



BLANK






<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DDR3-SODIMM2		
Size	Document Number	Rev
A4	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 16 of 103











RSVD21 B14 ✗
 RSVD22 BF6 ✗
 RSVD23 AV5 NV ALE 1 TP1817
 RSVD24 AV10 NV RCOMP 1 TP1812



Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext. port 3
3	USB3.0, ext port2
4	Bluetooth
5	X
6	X
7	X
8	36
9	USB2.0, ext port4
10	Finger Print
11	Mini Card (WLAN)
12	CAMERA
13	X


SSID = PCH






SSID = PCH

1.3A(Total current of VCCORE)




2.925A(Total current of VCCIO)





0.266A (Totally VCC3_3 current)




0.159A(Totally current of VCCVRM)



0.042A (Totally current of VCCDMI)



3.3V CRT LDO




<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH : POWER1	
Size	Document Number	Rev		SB
A3	LA480s			
Date:	Wednesday, March 07, 2012	Sheet	23	of 103

SSID = PCH



SSID = PCH




<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH : VSS		
Size	Document Number	Rev
A3	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 25 of 103

BLANK

<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	LA480s	SA
Date: Tuesday, March 06, 2012		Sheet 26 of 103



SSID = Thermal






Thermal sensor

Close to S0-DIMM on top side.



between CPU, VGA and DIMM on bottom side


T8



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL SENSOR SMSC EMC2103			
Size	Document Number	Rev	
A3	LA480s	SA	
Date:	Tuesday, March 06, 2012	Sheet	28 of 103



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO CODEC			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012	Sheet	29	of 103

BLANK









<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012		Sheet 30 of 103

25MHz XTAL




1D05V_LAN_S5
59 MDI0+
59 MDI0-
59 MDI1+
59 MDI1-
59 MDI2+
59 MDI2-
59 MDI3+
59 MDI3-
3D3V_LAN_S5






BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 33 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 34 of	103

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller

Size
A4

Document Number


LA480s

Rev
SA


Date: Tuesday, March 06, 2012

Sheet 35 of 103

Run Power








Power Sequence



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Power Plane Enable		
Size	Document Number	Rev
A3	LA480s	SA
Date: Tuesday, March 06, 2012		
Sheet 36 of 103		



<Core Design>


Title	DCIN JACK
-------	-----------

DCIN_JACK

Size A3	Document Number LA480s	Rev SA
------------	----------------------------------	------------------

Date: Tuesday, March 06, 2012 Sheet 38 of 103

BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT_CONN

Size

Document Number

LA480s

Rev

SA

Date: Tuesday, March 06, 2012


Sheet 39 of 103



SSID = Charger

PR4007, PR4008

AD+ total power	R1	R2
65w	12.4K	100K
80w	41.2K	100K
90w	60.4k	100K
120w	118K	100K


STOP_CHG# connects to KBC





	Main source	2nd source
PU4402	84.03668.037 FDMS3668S	84.00031.037 RJK03P1DPA
PU4403	84.03668.037 FDMS3668S	84.00031.037 RJK03P1DPA

BOM control



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	TPS51640_CPU_CORE(3/3)
Size	Document Number LA480s
Date: Tuesday, March 06, 2012	Sheet 44 of 103

SSID = PWR.Plane.Regulator_1p5v0p75v

Design Current=1.2A

Design Current=16A
22A<OCP<24A

$$V_{out} = 0.75 * (1 + R1/R2)$$


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title			RT8207M_1D5V_0D75V
Size	Document Number	LA480s	Rev
			SA
Date:	Tuesday, March 06, 2012	Sheet	46 of 103

SSID = PWR.Plane.Regulator_1p8v

RT8068A for 1D8V_S0



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PWM_1D8V_RT8068


Size Document Number LA480s

Date: Tuesday, March 06, 2012


Sheet 47 of 103

Rev SA

TPS51461 for VCCSA




Design Current = 4.8A
5.76A<OCP< 7.2A




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Connector		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 50 of	103




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDMI			
Size A4	Document Number LA480s		Rev SA
Date:	Tuesday, March 06, 2012		Sheet 51 of 103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
eDP			
Size	Document Number		Rev
A4	LA480s		SA
Date: Tuesday, March 06, 2012		Sheet 52 of	103


BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
S-VIDEO		
Size	Document Number	Rev
A4	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 53 of 103

BLANK

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 54 of	103

SSID = User.Interface

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ITP		
Size	Document Number	Rev
A4	LA480s	SA
Date: Tuesday, March 06, 2012		Sheet 55 of 103

SATA HDD Connector



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size A4	Document Number LA480s		Rev SA
Date:	Tuesday, March 06, 2012	Sheet 56 of	103

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
E-SATA+USB		
Size	Document Number	Rev
A4	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 57 of 103

5	4	3	2	1
D				D
C				C
B				B
A				A

<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Audio Jack

Size A4	Document Number LA480s	Rev SA
------------	----------------------------------	------------------



GIGA Lan Transformer



LAN Connector



AFTP5901	1	3D3V_LAN_SS
AFTP5902	1	LAN_ACT_LED#_1
AFTP5903	1	RJ45_8
AFTP5904	1	RJ45_7
AFTP5905	1	RJ45_6
AFTP5906	1	RJ45_5
AFTP5907	1	RJ45_4
AFTP5908	1	RJ45_3
AFTP5909	1	RJ45_2
AFTP5910	1	RJ45_1
AFTP5911	1	SPEED_100#_1
AFTP5912	1	GND





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
RJ45 / Transformer		
Size	Document Number	Rev
A3	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 59 of 103

SSID = Flash.ROM




the same page 23 VCCSPI power

SSID = RBATT



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Flash/RTC		
Size	Document Number	Rev
A3	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 60 of 103




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
USB Connector		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 61 of	103

USB3.0 Port1


USB3.0 Port2




<Core Design>

SSID = User.Interface

Bluetooth conn.



	BT CONN.	WLAN CONN.
BT1	ASM	DY
R6301	ASM	DY
U6301	ASM	DY
C6301	ASM	DY



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4

Document Number


LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 63 of 103

LA480s



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer Connector

Size
A4

Document Number

LA480s


Rev
SA

Date: Tuesday, March 06, 2012


Sheet 64 of 103

SSID = Wireless



Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN




Reserve for AOAC



G6506~G6511
placement close close WLAN1
in bottom side

SSID = Wireless

Mini Card Connector(Full Card)



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size

Document Number	
-----------------	--

LA480s

Rev

Date: Tuesday, March 06, 2012

Sheet 6



103

BLANK


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	LA480s	SA
Date: Tuesday, March 06, 2012	Sheet 67 of	103


SSID = User.Interface



Power button Board for V480s



Power button Board for LPR-1







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LED Bard/Power Button			
Size	Document Number		Rev
A3	LA480s		SA
Date:	Wednesday, March 07, 2012	Sheet 68 of	103

SSID = KBC


KeyBoard Connector




Track Point Connector



SSID = Touch.Pad




LA480s



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size A4	Document Number LA480s	Rev SA
------------	----------------------------------	------------------



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LA480s


Rev
SA

Date: Tuesday, March 06, 2012

Sheet 71 of 103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 72 of	103

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 73 of 103



<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CARD Reader CONN		
Size	Document Number				Rev
A4	LA480s				SA
Date:	Tuesday, March 06, 2012			Sheet 74 of	103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 75 of	103

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	LA480s	SA
Date: Tuesday, March 06, 2012		Sheet 76 of 103




	NO TPM	ST Micro ST33ZP24AR28PVRC
U7701	DY	ASM
C7701	DY	ASM
R7703	DY	ASM
R7701	ASM	DY
R7702	DY	ASM


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012	Sheet 77	of 103	

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 78 of	103



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G-Sensor

Size
A4

Document Number


LA480s

Rev
SA

Date: Tuesday, March 06, 2012

Sheet 79 of 103

RFID



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480s


Rev
SA


Date: Tuesday, March 06, 2012

Sheet 80 of 103

BLANK

<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 81 of	103




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
IO Board Connector		
Size	Document Number	Rev
A4	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 82 of 103

LVDS Interface



HDMI Interface



<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title N13P_GPU (2/5): DIGITALOUT

Size A3 Document Number LA480s Rev SA

Date: Tuesday, March 06, 2012 Sheet 84 of 103





GPIO Description (DG-05587-001_v03_p.82_Tale 98)

GPID pin Name	Normal Function	I/O	Function Description
GP100	GPU_VDD1	0	GPU Core VDD VIO1
GP101	GPU_VDD2	0	GPU Core VDD VIO3
GP102	LCD_Bk_PWM	0	Panel Backlight PWM Brightness Control
GP103	LCD_VCC	0	Panel Power Enable
GP104	LCD_BLEN	0	Panel Backlight Enable
GP105	GPU_VIO1	0	GPU Core VDD VIO1
GP106	GPU_VIO2	0	3D Vision Left-Right signal
GP107	3D Vision	0	3D Vision Left-Right signal
GP108	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GP109	Active Low Thermal Alert	I/O	Active Low Thermal Alert
GP110	MEM_VREF_CTL	0	Memory VREF Control
GP111	GPU_VDD	0	GPU Core VDD VIO0
GP112	PAUSE	0	AC Power Detect Input. High = AC, Low = Battery
GP113	PAUSE_VREF	0	GPU Core VDD VIO5
GP114	HPO_AD	0	GPU Hot Plug Detect for IFPB
GP115	HPO_D	0	Hot Plug Detect for IFPB
GP116	MEM_VDD_CTL	0	Memory VREF Control
GP117	HPO_D	0	Hot Plug Detect for IFPD
GP118	HPO_F	1	Hot Plug Detect for IFPE
GP119	HPO_F	1	Hot Plug Detect for IFPF
GP120	Reserved		
GP121	Reserved		
GP122	Reserved		









TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
900MHz	72.52663.A0U	72.42164.D0U	72.51663.H0U	72.41646.Q0U
ROM_SI PD R627	34.8K000 64.34825.6DL	45.3K000 64.45325.6DL	15K000 64.15025.6DL	20K000 64.20025.6DL







«Core Design»

VIDEO FRAME BUFFER PORT A







<Core Design>

VIDEO FRAME BUFFER PORT A



VIDEO FRAME BUFFER PORT C



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CHANNEL-C_VRAM5,6 (3/4)




Size A3 Document Number LA480s Rev SA

Date: Tuesday, March 06, 2012 Sheet 90 of 103

VIDEO FRAME BUFFER PORT C



FB CMD mapping Mode D-N13x



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CHANNEL-C_VRAM7,8 (4/4)

Size A3 Document Number LA480s Rev SA
Date: Tuesday, March 06, 2012 Sheet 91 of 103


SSID = PWR.Plane.Regulator_GFX

	Main source	2nd source
PU9202	84.03660.037 FDMS3660S	84.00038.A37 RJK03P8DPA
PU9206	84.03660.037 FDMS3660S	84.00038.A37 RJK03P8DPA

BOM control

VID[6..0] N13P-GL
0101100 = 0.95

VID[6..0] N13M-GE1
0110000 = 0.9



<Core Design>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **TPS51728_VGA_CORE**



Size	Document Number	Rev
	1-1100-	CA

	LA480S	SA
Date: Tuesday, March 06, 2012	Sheet 92 of 103	


+3VS to 3.3V_DELAY Transfer



1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DISCRETE VGA POWER

Size A3 Document Number LA480s Rev SA

Date: Tuesday, March 06, 2012 Sheet 93 of 103

D

C

B

A


BLANK

<Core Design>

緯創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title <Title>		
Size A4	Document Number LA480s	Rev SA
Date: Tuesday, March 06, 2012	Sheet 94	of 103


BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 95 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size	Document Number		Rev
A4	LA480s		SA
Date:	Tuesday, March 06, 2012		Sheet 96 of 103

CPU Plate


H1 HOLET157B276R134-GP ZZ.SCREW.091
H2 HOLET157B276R134-GP ZZ.SCREW.091
H3 HOLET157B276R134-GP ZZ.SCREW.091
H4 HOLET157B276R134-GP ZZ.SCREW.091

H15 HOLE315R95-GP KN1.PAD.01
H16 HOLE315R95-GP KN1.PAD.01
H17 HOLE315R95-GP ZZ.00PAD.911
H18 HOLE315R95-GP ZZ.00PAD.911

MINI PCIE

HS1 STF256R89H178-GP 34.4B417.001
HS2 STF256R89H178-GP 34.4B417.001

Check test point




Test Point放在Dimm Door打開可量測處


H5 HOLET157B276R134-GP ZZ.SCREW.091
H6 HOLET157B276R134-GP ZZ.SCREW.091
H7 HOLET157B276R134-GP ZZ.SCREW.091
H8 HOLE315R95-GP ZZ.00PAD.911
H9 HOLE315R95-GP ZZ.00PAD.911
H10 HOLE315R95-GP ZZ.00PAD.911
H11 HOLE315R95-GP ZZ.00PAD.911
H12 HOLE315R95-GP ZZ.00PAD.911
H13 HOLE315R95-GP ZZ.00PAD.911
H14 HOLE315R95-GP ZZ.00PAD.911

H21 HOLE315R95-GP CM.PAD.2
H22 HOLE315R95-GP CM.PAD.2
H23 HOLE315R95-GP CM.PAD.2
H24 HOLE315R95-GP CM.PAD.2
H25 HOLE315R95-GP CM.PAD.2
H19 HOLE315R95-GP EDGE13.SCREW.001
H20 HOLE315R95-GP EDGE13.SCREW.002




For EMI Team



For RF Team




For Discharge




(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LA480s		Rev SA
Date: Tuesday, March 06, 2012		Sheet 98 of	103

(AC mode)

red word: KBC GPIO
red word: PCH / CPU





PCH SMBus Block Diagram

PCH

- DIMM 1**: SMBus Address: A0
- DIMM 2**: SMBus Address: A4
- Minicard WLAN**
- Minicard W-WAN**
- To KBC & eDP**
- IO Board Connector**
- LCD Connector**
- IO Board Connector**

VGA





KBC SMBus Block Diagram

KBC NPCE855


- TouchPad Conn.**
- Battery Conn.**: SMBus address: 16
- BQ24737**: SMBus address: 12
- Thermal IC**: SMBus address: XX
- PCH**

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SMBUS Block Diagram			
Size A2	Document Number	Rev	SA
LA480s			
Doc. LA480s, March 18, 2012		Sheet 101 of 109	



Thermal Block Diagram



Audio Block Diagram



(Blanking)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change History		
Size	Document Number	Rev
A4	LA480s	SA
Date:	Tuesday, March 06, 2012	Sheet 103 of 103