

LLW-1/LGG-1 Schematics

Sandy Bridge

Cougar Point

2010-11-08

REV : SB

DY:None Installed

UMA:UMA platform installed only

PX:Discrete(both Robson and Whistler) SKU installed

RBS:Robson SKU installed only

WTL:Whistler SKU installed only

SAMSUNG:Use SAMSUNG VRAM

Hynix:Use Hynix VRAM

VRAM_1G:Use 1G VRAM

VRAM_2G:Use 2G VRAM

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

LLW-1 / LGG-1


Rev

SB

Date: Tuesday, November 09, 2010

Sheet 1 of 94

##OnMainBoard



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Rev	SP
-----	----

Sheet 2 of 94


Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.



Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal

Table 4.1- Central Processing Unit slot multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
FOXCONN	PZ98827-364B-41F	N/A	62.10055.421
TYCO	2-2013620-3	N/A	62.10040.771

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCIe/DMI/FDI)

Size

A3

Document Number

LLW-1 / LGG-1

Date

Tuesday, November 09, 2010

Sheet

4


of

94


Rev

SB

SSID = CPU



SSID = CPU




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size	Document Number		Rev
A3	LLW-1 / LGG-1		SB
Date:	Tuesday, November 09, 2010	Sheet 6 of 94	

SSID = CPU



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled, function 2 disabled 01: Reserved - (Device 1 function 1 disabled, function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

SSID = CPU

PROCESSOR CORE POWER

53A




VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity


POWER

6 OF 9


VCCIO Output Decoupling Recommendation:
 2 x 330 uF (3 x 330 uF for 2012 capable designs)
 5 x 22 uF & 5 x 0805 no-stuff at Bottom
 7 x 22 uF & 2 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.




For CRB VIDSOUT need to pull high 130 ohm closr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU




CORE SUPPLY

SVID



SENSE LINES



R801, R802 need to close to CPU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.



Title	CPU (VCC CORE)
-------	-----------------------

Size Custom	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010	Sheet 8 of 94	

SSID = CPU

VAXG Output Decoupling Recommendation:
 2 x 470 uF at Bottom Socket Edge
 2 x 22 uF at Top Socket Cavity
 4 x 22 uF at Top Socket Edge
 2 x 22 uF at Bottom Socket Cavity
 4 x 22 uF at Bottom Socket Edge

R906, R907 close to CPU



Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed


VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.


+V_SM_VREF_CNT should have 10 mil trace width

AL1 +V_SM_VREF_CNT << +V_SM_VREF_CNT 37

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT
should have 10 mils trace width. 1D5V_S0




PROCESSOR VCCSA: 6A





VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge

R902 need be close to pin H23.





SSID = CPU



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VSS)			
Size A3	Document Number		Rev
	LLW-1 / LGG-1		SB
Date:	Tuesday, November 09, 2010	Sheet 10 of	94



DEBUG Interface for Processor.

CPU XDP SFF 26pin IF
Pin 1 OBSFN_A0 (PREQ#, I/O)
Pin 2 OBSFN_A1 (PRDY#, I/O)
Pin 3 GND
Pin 4 OBSDATA_A0 (Open, I/O)
Pin 5 OBSDATA_A1 (Open, I/O)
Pin 6 GND
Pin 7 OBSDATA_A2 (Open, I/O)
Pin 8 OBSDATA_A3 (Open, I/O)
Pin 9 GND
Pin 10 HOOK0 (PWRGD, In)
Pin 11 HOOK1 (BP_PWRGD_RST#, Out)
Pin 12 HOOK2 (CFG0, Out)
Pin 13 HOOK3 (vr_READYSYS_PWROK, Out)
Pin 14 HOOK4 (BCLK, In)
Pin 15 HOOK5 (BCLK#, In)
Pin 16 VCCOBS_AB (VCCP Voltage of CPU, In)
Pin 17 HOOK6 (RESET#, Out)
Pin 18 HOOK7 (DBR#, Out)
Pin 19 GND
Pin 20 TDO, In
Pin 21 TRST#, Out
Pin 22 TDI, Out
Pin 23 TMS, Out
Pin 24 TCK1 (Open)
Pin 25 GND
Pin 26 TCK0 ,Out

TABLE							
PCH PIN	REF DES	PCH ES1 JTAG		PCH ES2 JTAG		PRODUCTION	
		Enable	Disable	Enable	Disable	Enable	Disable
TDO	R1110	DY	DY	200 Ohms	DY	DY	DY
	R1116	DY	DY	100 Ohms	DY	DY	DY
	R2	DY	DY	DY	DY	51 Ohms	DY
TMS	R1112	200 Ohms	DY	200 Ohms	DY	DY	DY
	R1118	100 Ohms	DY	100 Ohms	DY	DY	DY
	R91	DY	DY	DY	DY	51 Ohms	DY
TDI	R1111	200 Ohms	20K Ohms	200 Ohms	DY	DY	DY
	R1117	100 Ohms	10K Ohms	100 Ohms	DY	DY	DY
	R90	DY	DY	DY	DY	51 Ohms	DY
TCK	R541	51 Ohms	51 Ohms	51 Ohms	51 Ohms	51 Ohms	51 Ohms
TRST#	R953	20K Ohms	DY	DY	DY	DY	DY
	R535	10K Ohms	DY	DY	DY	DY	DY
	R103	DY	DY	DY	DY	DY	DY

DEBUG Interface for PCH.

PCH XDP SFF 26pin IF
Pin 1 OBSFN_A0 (Open), I/O
Pin 2 OBSFN_A1 (Open, I/O)
Pin 3 GND
Pin 4 OBSDATA_A0 (Open, I/O)
Pin 5 OBSDATA_A1 (Open, I/O)
Pin 6 GND
Pin 7 OBSDATA_A2 (Open, I/O)
Pin 8 OBSDATA_A3 (Open, I/O)
Pin 9 GND
Pin 10 HOOK0 (RSMRST#, In)
Pin 11 HOOK1 (BP_PWRGD_RST#, Out)
Pin 12 HOOK2 (Open)
Pin 13 HOOK3 (Open)
Pin 14 HOOK4 (Open)
Pin 15 HOOK5 (Open)
Pin 16 VCCOBS_AB (3.3VSUS, In)
Pin 17 HOOK6 (RSMRST#, Out)
Pin 18 HOOK7 (DBR#, Out)
Pin 19 GND
Pin 20 TDO (JTAG, In)
Pin 21 TRST# (Open)
Pin 22 TDI (JTAG, Out)
Pin 23 TMS (JTAG, Out)
Pin 24 TCK1 (Open)
Pin 25 GND
Pin 26 TCK0 (JTAG, Out)

<Core Design>

Title		Wistron Corporation	
Size A3		Document Number	
Date: Tuesday, November 09, 2010		Rev SB	
Sheet 11		of 94	

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010		Sheet 12 of 94

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CLOCK GEN

Size
A4

Document Number


LLW-1 / LGG-1

Rev
SB


Date: Tuesday, November 09, 2010

Sheet 13 of 94

SSID = MEMORY



SSID = MEMORY



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4


Document Number

LLW-1 / LGG-1

Rev
SB

Date: Tuesday, November 09, 2010

Sheet 16 of 94



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



PCH (LVDS/CRT/DDI)

LLW-1 / LGG-1

Sheet 17 of 94

Rev	S
-----	---

SSID = PCH







A16 swap override Strap/Top-Block
Swap Override jumper



PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



KBC CLK EMI




OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage

NV_CLE	Set to Vss when LOW Set to Vcc when HIGH
--------	---

Danbury Technology:
Disabled when Low.
Enable when High.



USB	
Pair	Device
0	X
1	USB2
2	FINGERPRINT
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	X
6	X
7	X
8	ESATA1
9	USB1
10	USB Ext. port 4
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (PCI/USB/NVRAM)			
Size	Document Number	Rev	SB
A3	LLW-1 / LGG-1		
Date:	Tuesday, November 09, 2010	Sheet	18 of 94

SSID = PCH

4 DMI_RXN[3..0] <<>=
4 DMI_RXP[3..0] <<>=
4 DMI_TXN[3..0] <<>=
4 DMI_TXP[3..0] <<>=

FDI_TXN[7..0] 4
FDI_TXP[7..0] 4

Deep S4/S5 Supported

Deep S4/S5 Not Supported



VccDSW3_3

DPWROK

VccSUS3_3

RSMRST#

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.



PCH1C

3 OF 10

Cougar
Point

DMI

FDI

System Power Management

COUGAR-GP-U2-NF


FDI_RXN0 B314 <<> FDI_TXN7 4
FDI_RXN1 AY14 <<> FDI_TXN6 4
FDI_RXN2 BE14 <<> FDI_TXN5 4
FDI_RXN3 BH13 <<> FDI_TXN4 4
FDI_RXN4 BC12 <<> FDI_TXN3 4
FDI_RXN5 BJ12 <<> FDI_TXN2 4
FDI_RXN6 BG10 <<> FDI_TXN1 4
FDI_RXN7 BG9 <<> FDI_TXN0 4
FDI_RXP0 <<> FDI_TXP7 4
FDI_RXP1 <<> FDI_TXP6 4
FDI_RXP2 <<> FDI_TXP5 4
FDI_RXP3 <<> FDI_TXP4 4
FDI_RXP4 <<> FDI_TXP3 4
FDI_RXP5 <<> FDI_TXP2 4
FDI_RXP6 <<> FDI_TXP1 4
FDI_RXP7 <<> FDI_TXP0 4

FDI_INT AW16 <<> FDI_INT 4
FDI_FSYNCO AV12 <<> FDI_FSYNCO 4
FDI_FSYNC1 BC10 <<> FDI_FSYNC1 4
FDI_LSYNCO AV14 <<> FDI_LSYNCO 4
FDI_LSYNC1 BB10 <<> FDI_LSYNC1 4


DSWVRMEN A18 <<> DSWODVREN
DPWROK E22 <<> PCH_DPWROK
WAKE# B9 <<> PCIE_WAKE#
CLKRUN#/GPIO32 N3 <<> PM_CLKRUN#
SUS_STAT#/GPIO61 G8 <<> PM_SUS_STAT#
SUSCLK#/GPIO62 N14 <<> SUS_CLK
SLP_S5#/GPIO63 D10 <<> PM_SLP_S5#
SLP_S4# H4 <<> SLP_S4#
SLP_S3# F4 <<> SLP_S3#
SLP_A# G10 <<> PM_SLP_A#
SLP_SUS# G16 <<> PM_SLP_SUS#
PMSYNCH AP14 <<> H_PM_SYNC
SLP_LAN#/GPIO29 K14 <<> PM_SLP_LAN#

For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSWRDNACK/GPIO30




S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



PCIE_WAKE#
CRB : 1K
CEKLT: 10K

PM_RSMRST#
CRB : PL 10K
ANNIE : PL 100K



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (DMI/FDI/PM)
Size A3 Document Number LLW-1 / LGG-1 Rev SB
Date: Tuesday, November 09, 2010 Sheet 19 of 94

SSID = PCH









Table 20.1- Dual N-Channel MOSFET multi-source

Supplier	Description	Lenovo PIN	Wistron PIN
PANJIT	2N7002KDW	N/A	84.2N702.A3F
DIODES	DMN601DWK-7	N/A	84.DM601.03F
NXP	2N7002BKS	N/A	84.2N702.E3F


Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wh Rd., Hsuehchu, Taipei Hsien 221, Taiwan, R.O.C.

File: PCH (PCIE/SMBUS/CLOCK/CL)
Size: A2
Document Number: LLW-1 / LGG-1
Date: Tuesday, November 09, 2010
Sheet: 20 of 94


SSID = PCH



For EMI



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



22 PSW_CLR#
22 MFG_MODE
22 S_GPIO







Table 21.1 Project_ID

	LW_GG_SEL
LW	High
GG	LOW





<Core Design>

緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PCH (SPI/RTC/LPC/SATA/IHDA)			
Size	Document Number	Rev	SB
A3			
Date: Tuesday, November 09, 2010			
Sheet 21 of 94			




SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.






Cougar
Point

GPIO
CPU/MISC

NCTF

6 OF 18



FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.


PLL ON DIE VR ENABLE	
ENABLED -- HIGH (R2212 UNSTUFFED)	DEFAULT
DISABLED -- LOW (R2212 STUFFED)	

<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (GPIO/CPU)	
Size	Document Number	Rev	SB
A3	LLW-1 / LGG-1		
Date:	Tuesday, November 09, 2010	Sheet	22 of 94

SSID = PCH



SSID = PCH




BLANK



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size	Document Number	Rev
A4	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010		Sheet 26 of 94

Thermal sensor




H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.



Supplier	Description	Lenovo P/N	Wistron P/N
ON	MMBT3904WT1G	N/A	84.03904.R111
PANJIT	MMBT3904W	N/A	84.M3904.A111

AUDIO CODEC



Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms).

Place bypass caps very close to device.

Port Configuration

Port A: Headphone jack

Port B:

Port C: Microphone jack


Port G: Internal stereo speakers

Port J: Internal stereo digital mic

JACK DETECT RESISTORS



Close to Pin36

SENSE PIN A



Should be used at least 20 MIL width copper line for
"AUD_SPK_L+", "AUD_SPK_L-", "AUD_SPK_R+", "AUD_SPK_R-


Place R2913/R2914 under CODEC,
and place R2921/R2922 near CODEC



	5	4	3	2	1
D					
C					
B					
A					

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AMP			
Size	Document Number		Rev
A3	LLW-1 / LGG-1		SB
Date:	Tuesday, November 09, 2010	Sheet	30 of 94



<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
LAN PWR SW	
Size A4	Document Number LLW-1 / LGG-1
Date: Tuesday, November 09, 2010	Rev SB
Sheet 31 of 94	

Please place these capacitors, for PCIE_VOUT as close to R5U220 as possible.

Please place these capacitors for VCC_3Vx as close to R5U220 as possible

Please apply wide trace for MF_VOUT between R5U220 and SD Card Slot.
- 2A (w=2mm) Recommended.
- Please consider the number of vias when layer of MF_VOUT is changed.

Please apply capacitors for MF_VOUT as close as possible to connector Otherwise

Please apply external parts, R456, C457, R415 for RXC, CP0, and RREF, as close as possible to R5U220.

Please place these capacitors, for PCIE_VIN as close to R5U220 as possible.

RICOH recommends strongly, Trace length Difference among these SDXC signals are smaller than 0.5 inches.
MDIF_05, SD_CLK MDIF_08, SD_CMD
MDIF_02, SD_DATA0 MDIF_01, SD_DATA1
MDIF_11, SD_DATA2 MDIF_10, SD_DATA3

RICOH recommends strongly, the trace length for these SDXC signals are less than 6-inches.
MDIF_05, SD_CLK MDIF_08, SD_CMD
MDIF_02, SD_DATA0 MDIF_01, SD_DATA1
MDIF_11, SD_DATA2 MDIF_10, SD_DATA3

Please apply capacitor C3210 for SD18C as close as possible to R5U220.

Please apply 50 ohm impedance control for these SDXC signals;
MDIF_05, SD_CLK MDIF_08, SD_CMD
MDIF_02, SD_DATA0 MDIF_01, SD_DATA1
MDIF_11, SD_DATA2 MDIF_10, SD_DATA3

Please use Microstrip trace routing for these SDXC signals
MDIF_05, SD_CLK MDIF_08, SD_CMD
MDIF_02, SD_DATA0 MDIF_01, SD_DATA1
MDIF_11, SD_DATA2 MDIF_10, SD_DATA3

MEDIA I/F	SD/MMC	MEMORYSTICK	XD
MFIO00	SDWP#	MSBS	XD_D7
MFIO01	SD_D1	MS_D1	XD_D6
MFIO02	SD_D0	MS_D1	XD_D5
MFIO03	(SD_D7)		XD_D4
MFIO04	(SD_D6)	(MS_D5)	XD_D3
MFIO05	SD_CLK	MSD0	XD_D2
MFIO06			XD_D1
MFIO07	(SD_D5)	(MS_D4)	XD_D0
MFIO08	SD_CDM	MS_D2	XD_WP#
MFIO09	(SD_D4)	(MS_D6)	XD_WE#
MFIO10	SD_D3	MS_D3	XD_ALE
MFIO11	SD_D2		XD_CLE
MFIO12			XD_CE#
MFIO13		(MS_D7)	XD_RE#
MFIO14		MS_CLK	XD_R/B
MFCD0#	SDDC#		XD_CDO#
MFCD1#		MSINS#	XD_CD1#

<Core Design>

BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1394			
Size A4	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 33 of	94

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Smart Card Reader


Size A4	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010	Sheet 34 of 94	

BLANK




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB3.0		
Size A4	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010		Sheet 35 of 94

Power Sequence









Run Power



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			POWER SEQUENCE	
Size	Document Number	Rev		SB
A3	LLW-1 / LGG-1			
Date:	Tuesday, November 09, 2010	Sheet	36	of 94




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN_JACK

Size	Document Number	Rev
	LLW-1 / LGG-1	SB





Table 39.1- Surface Mount Zener ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
CHENMKO	MMPZ5232BGP	N/A	83.5R603.R3F
DIODES	MMSZ5232BS-7-F	N/A	83.5R603.K3F
PANJIT	MMSZ5232BS	N/A	83.5R603.Q3F


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BATT_CONN	
Size	Document Number LLW-1 / LGG-1
Date: Tuesday, November 09, 2010	Sheet 39 of 94

SSID = PWR.Plane.Regulator_5v3p3v




<Core Design>





	GT1_24A_4.6m	GT2_33A_3.9m
PR4259	53.6K_1%	63.4K_1%
PR4260	13.7K_1%	14.7K_1%
PR4215	24.9K_1%	23.2K_1%
PR4211	18.7K_1%	26.1K_1%

DCBATOUT





DCBATOUT



PWR_VCORE1_HG 1 PR4312 2_VCORE1_HG

PWR_VCORE1_PH PR4313 2_VCORE1_LG

PWR_VCORE1_LG 1 PR4313 2_VCORE1_LG






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DC/DC CPU CORE2_NCP6131

Size Document Number LLW-1 / LGG-1 Rev SB


Date: Tuesday, November 09, 2010 Sheet 43 of 94




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DC/DC CPU CORE3 _NCP6131	
Size	Document Number	LLW-1 / LGG-1		Rev
				SB
Date: Tuesday, November 09, 2010		Sheet	44	of 94





TPS51218 for 1D05V




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		TPS51218_1D05V	
Size	Document Number	LLW-1 / LGG-1	Rev SB
Date:	Tuesday, November 09, 2010	Sheet 45 of 94	



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPS51128 1D5V & RT9026 0D75V			
Size	Document Number		Rev
LLW-1 / LGG-1			SB
Date:	Tuesday, November 09, 2010	Sheet 46 of	94



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PWM_1D8V_RT8015B	
Size	Document Number	LLW-1 / LGG-1	Rev
			SB
Date:	Tuesday, November 09, 2010	Sheet	47 of 94



<Core Design>

緯創資通




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RT8208B_VCCSA
-------	----------------------

Size	Document Number	LLW-1 / LGG-1	Rev
------	-----------------	---------------	-----

Date: Tuesday, November 09, 2010 Sheet 48 of 94

LCD / Inverter Connector



Near LCD1



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD CONNECTOR

Size
A3

Document Number


LLW-1 / LGG-1

Rev
SB


Date: Tuesday, November 09, 2010

Sheet 49 of 94


CRT CONNECTOR




Near CRT1





CRT Hsync & Vsync level shift



CRT RGB



CRT DDCDATA & DDCCLK level shift Pull High 5V Design on CRT Board




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			CRT Connector	
Size	Document Number	Rev		SB
A3	LLW-1 / LGG-1			
Date:	Tuesday, November 09, 2010	Sheet	50	of 94

HDMI Connector



HDMI Passive Level Shifter

HDMI DDC Passive Level Shifter



BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DISPLAY PORT CONNECTOR		
Size A4	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010		Sheet 52 of 94

D

C

B

A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title BLANK		
Size A4	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010		
Sheet 53 of 94		

D

C


B

A

BLANK

<Core Design>

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
BLANK					
Size	Document Number		Rev		
A4	LLW-1 / LGG-1		SB		
Date:	Tuesday, November 09, 2010	Sheet 54 of	94		



<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FAN CONTROL


Size A4	Document Number LLW-1 / LGG-1	Rev SB
------------	---	------------------

HDD Connector




ODD Connector


SATA_RX- and SATA_RX+ Trace Length match within 20 mil
Mars:
Exchange ODD and ESATA differential pair each other.





SATA Zero Power ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SATA HDD		
Title	Document Number	Rev
Size A3	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010	Sheet 56 of 94	

0787 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCB and ODD.

ESATA Connector





Table 57.1- USB2.0 PWR SW multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
TI	TPS2065DGN4	54Y9024BA	74.02065.079
ROHM	BD8012FVJ	54Y9024AA	74.08012.07G





Table 57.2- 150U 6.3V POSCAP multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NEC-TOKIN	TEPSLB20J157M	N/A	77.C1571.09L
SANYO	6TPE150MAZB	N/A	77.21571.111
HPC	TNCB0J157MTRZTF	N/A	80.15715.12L

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA CONNECTOR

Size A4

Document Number

Rev SB


Date: Tuesday, November 09, 2010

Sheet 57 of 94

LLW-1 / LGG-1



Port G



<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BLANK		
Size	Document Number	Rev
A3	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010		
Sheet 59 of 94		

USB Connector





Table 61.1- USB2.0 PWR SW multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
TI	TPS2066DGN	41R0511AA	74.02066.A71
TI	TPS2066DGN-1	N/A	74.02066.B71

Table 61.2- 150U 6.3V POSCAP multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NEC-TOKIN	TEPSLB20J157M	N/A	77.C1571.09L
SANYO	6TPE150MAZB	N/A	77.21571.111
HPC	TNCB0J157MTRZTF	N/A	80.15715.12L

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Connector

Size A3

Document Number

Rev SB

Date: Tuesday, November 09, 2010

Sheet 61 of 94

LLW-1 / LGG-1

D

C

B


A

BLANK

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size A4	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 62 of	94

Bluetooth Connector



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size A4	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 63 of	94

5

4

3

2

1

D

C

B




A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title FingerPrint		
Size A4	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010		
Sheet 64 of 94		

HALF MINI CARD FOR WLAN



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD SLOT 1

Size
A4

Document Number

LLW-1 / LGG-1


Rev
SB

Date: Tuesday, November 09, 2010

Sheet 65 of 94


Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24

SIM Connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
MINI CARD SLOT 2		
Size	Document Number	Rev
A3	LLW-1 / LGG-1	SB
Date:	Tuesday, November 09, 2010	Sheet 66 of 94

D

C

B

A

BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size	Document Number		Rev
A4	LLW-1 / LGG-1		SB
Date:	Tuesday, November 09, 2010	Sheet 67 of	94

D

C

B

A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BLANK		
Size	Document Number	Rev
A4	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010		
Sheet 68 of 94		

Touch Pad Connector






Table 69.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC143ZU	N/A	84.00143.E1K
ON	DTA114EET1G	N/A	84.DT114.B11
ROHM	LTC043ZUB	N/A	84.00043.011
Panasonic	DRC5143Z0L	N/A	84.05143.011

Track Point Connector



KeyBoard Connector



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TOUCH PAD CONNECTOR			
Size A3	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 69 of	94

D

C

B


A

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size A4	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 70 of	94

A



Sheet 71 of 94

D

C

B

A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BLANK		
Size	Document Number	Rev
A4	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010		
Sheet 72 of 94		

D

C

B

A



BLANK

<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size A4	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 73 of	94

Please apply Shield GND for SD_CLK signal between
R5U220 and SD Card Slot to decrease external noise.

Card Reader Connector



+3.3V_RUN_CARD trace = 40mil
C7402 lose CDR1



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size A4	Document Number LLW-1 / LGG-1		Rev SB
Date:	Tuesday, November 09, 2010	Sheet 74 of 94	

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
New Card		
Size	Document Number	Rev
A3	LLW-1 / LGG-1	SB
Date:	Tuesday, November 09, 2010	Sheet 75 of 94

D

C

B

A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title BLANK		
Size A4	Document Number LLW-1 / LGG-1	Rev SB
Date: Tuesday, November 09, 2010		
Sheet 76 of 94		

BLANK

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPM			
Size	Document Number		Rev
Custom	LLW-1 / LGG-1		SB
Date:	Tuesday, November 09, 2010	Sheet 77 of	94

D

C

B


A

BLANK

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BLANK		
Size	Document Number	Rev
A4	LLW-1 / LGG-1	SB
Date: Tuesday, November 09, 2010		
Sheet 78 of 94		

G-Sensor



	LIS34AL	No Accel
	KXTC8-2850	
R7902	NO_ASM	ASM
R7903	ASM	ASM
All other	ASM	NO_ASM

Layout Comment :

- (1) Place C7904, C7905, Q7901, R7901, R7902, C7901, C7902, R7903, R508 close to U7901.
- (2) Avoid routing under DCDC switching area.




Table 79.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTA114EE	N/A	84.00114.H1K
ON	DTA114EET1G	N/A	84.DT114.B11
ROHM	LTA014EEB	N/A	84.00014.01H
Panasonic	DRA9114E0L	N/A	84.09114.A11

Table 79.2- Accelerometer multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ST	LIS34ALTR-GP	41R0828AA	74.00034.0BZ
ROHM-KIONIX	KXTC8-2850-GP	N/A	74.KXTC8.0BZ

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title G-Sensor			
Size Custom	Document Number LLW-1 / LGG-1	Rev SB	
Date: Tuesday, November 09, 2010	Sheet 79	of 94	

RFID




Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015EEB	N/A	84.00015.01H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-W	54Y9016AA	72.BUL08.00Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RFID			
Size	Document Number	Rev	SB
A4	LLW-1 / LGG-1		
Date:	Tuesday, November 09, 2010	Sheet	80 of 94

BLANK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

LLW-1 / LGG-1


SB

Date: Tuesday, November 09, 2010


Sheet 81 of 94

1

TO EXP BOARD CONN



TO DC BOARD CONN



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A3

Document Number


LLW-1 / LGG-1

Rev

SB


Date: Tuesday, November 09, 2010

Sheet 82 of 94



CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET					
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
GPIO8_ROMSO	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size		X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device		X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.		X	0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI		X	1
AUD[0]	VSXNC			X	1

PIN STRAPS




TESTEN Vancouver need to 5.1K ohm
Mannhattan need to 1K ohm

JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

dGPU reset for PX/SG transitions




	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACO	H






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title GPU PCIe/STRAPPING(1/5)
Size A3 Document Number LLW-1 / LGG-1 Rev SB
Date: Tuesday, November 09, 2010 Sheet 83 of 94





DVPPDATA [3:0]		
0111	26bit	Hynix-H5TQ2G63BFR-12C (800MHZ) (Whistler-LP 2G / Seymour-XT 1G)
1111	26bit	Samsung-K4W2G1646C-HC12 (800MHZ) (Whistler-LP 2G / Seymour-XT 1G)
0011	16bit	Hynix-H5T1G63BFR-12C (800MHZ) (Whistler-LP 1G)
1011	16bit	Samsung-K4W1G1646C-HC12 (800MHZ) (Whistler-LP 1G)





Clock Input Configuraiton -GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO IN (Park, Madison, and Broadway only)




DB interface














<Core Design>





+3VS to 3.3V_DELAY Transfer



20100629 V1.3

92 DGPU_PWR_EN

22.92 DGPU_PWROK

18 DGPU_PWR_ENH

20100629 V1.3

92 DGPU_PWR_EN

22.92 DGPU_PWROK

18 DGPU_PWR_ENH

20100629 V1.3

92 DGPU_PWR_EN

22.92 DGPU_PWROK

18 DGPU_PWR_ENH

20100629 V1.3

92 DGPU_PWR_EN

22.92 DGPU_PWROK

18 DGPU_PWR_ENH


20100629 V1.3

92 DGPU_PWR_EN


22.92 DGPU_PWROK





18 DGPU_PWR_ENH

1D5V_VGA_S0



20100629 V1.3





EMI CAP

