


Leopard2 Block Diagram

Project code: 91.4C701.001
PCB P/N : 48.4C701.011
REVISION : 05202 -1



SYSTEM DC/DC TPS5130	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 5V_S3 3V_AUX
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_VGA_S0

MAXIM CHARGER	
MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+
	18V 4.0A
	5V 100mA

CPU DC/DC MAX1907	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4
L7:	GND
L8:	Signal 5

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

Block Diagram

Size

Document Number

Leopard2

Date: Monday, July 11, 2005

Sheet 1 of 47

Rev

ICH6-M Integrated Pull-up
and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDRQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series
Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

Power name description


5V_S0= 5 Voltage power up on system work(S0 state)
5V_S3= 5 Voltage suspend to RAM(S3 state)
5V_S5= 5 Voltage soft off(S5 state)
3D3V_S0= 3.3 Voltage power up on system work(S0 state)
3D3V_S3= 3.3 Voltage suspend to RAM(S3 state)
3D3V_S5= 3.3 Voltage soft off(S5 state)
LVDDR_2D8V= 2.8 Voltage power up on system work(S0 state)
1D8V_S3= 1.8 Voltage suspend to RAM(S3 state)
2D5V_S0= 2.5 Voltage power up on system work(S0 state)


VCC_CORE_S0= CPU VID Voltage power up on system work(S0 state)
1D5V_VCCA_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S5= 1.5 Voltage soft off(S5 state)
DDR_VREF= 0.9 Voltage power up on system work(S0 state)
1D2V_VGA_S0= 1.2 Voltage power up on system work(S0 state) for VGA
VRAM_VDDQ= 1.8 Voltage power up on system work(S0 state) for VRAM
1D05V_S0= 1.05 Voltage power up on system work(S0 state)
CORE_GMCH_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power
VCCP_GMCH_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power

PCI RESOURCE TABLE


DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD21	P_INTE#	REQ0#/GNT0#
Cardbus Controller TI7411	AD22	(CARBUS)P_INTG# (1394)P_INTF# (CARD READER)P_INTG#	REQ1#/GNT1#
LAN	AD23	P_INTE#	REQ2#/GNT2#
Blue Thumb	AD24		

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title ITP		
Size A3	Document Number Leopard2	Rev -1
Date: Wednesday, July 06, 2005 Sheet 2 of 47		









Alviso Strapping Signals and Configuration

REV.NO. 1.0
REF. NO. 15577 page 183

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 101 = FSB400 Others = Reversed
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	0 = DDR2 1 = DDR1 (Default)
CFG7	CPU Strap	0 = Reserved 1 = Dothan (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reserve Lanes 1 = Normal (Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test Straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	GMCH core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDV0CTRL_DATA	SDVO Present	0 = No SDVO device present(Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK in signal.



ALVISO-GM:71.0GMCH.08U
ALVISO-PM:71.0GMCH.0BU
ALVISO-GML:71.0GMCH.0JU



Alviso will provide SDVO_CTRLCLK and CTRLDATA pulldowns on-die

Intel suggest NC Due to votusly DVO

Note: CRT_RED, CRT_GREEN, CRT_BLUE, are ground referenced.


Place 150 Ohm termination resistors close to GMCH

Note: Intel design guide suggest(page 203)
If the LVDS interface is not implemented, all signals associated with the interface can be left as no connects.




CFG2=0(R419):133MHZ
CFG2=1(R420):100MHZ

When Low 2.2K Ohm



Strapping

CFG[17:3] have internal pullup resistors.
CFG[19:18] have internal pulldown resistors





When High 1K Ohm



<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	GMCH (2 of 5)	
Size	Document Number	Rev
A3	Leopard2	-1
Date: Thursday, July 07, 2005	Sheet 7 of 47	



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (3 of 5)	
Size	Document Number	Rev		
A3		Leopard2		-1
Date: Thursday, July 07, 2005		Sheet	8	of 47

FOR DDR2

1D8V_S3

VCCP_GMCH_S0

CORE_GMCH_S0

U19H

ALVISO-GM

NCTF

VCCSM_NCTF31
VCCSM_NCTF28
VCCSM_NCTF28
VCCSM_NCTF27
VCCSM_NCTF26
VCCSM_NCTF25
VCCSM_NCTF24
VCCSM_NCTF23
VCCSM_NCTF22
VCCSM_NCTF21
VCCSM_NCTF20
VCCSM_NCTF19
VCCSM_NCTF18
VCCSM_NCTF17
VCCSM_NCTF16
VCCSM_NCTF15
VCCSM_NCTF14
VCCSM_NCTF13
VCCSM_NCTF12
VCCSM_NCTF11
VCCSM_NCTF10
VCCSM_NCTF09
VCCSM_NCTF08
VCCSM_NCTF07
VCCSM_NCTF06
VCCSM_NCTF05
VCCSM_NCTF04
VCCSM_NCTF03
VCCSM_NCTF02
VCCSM_NCTF01
VCCSM_NCTF00
VCC_NCTF78
VCC_NCTF77
VCC_NCTF76
VCC_NCTF75
VCC_NCTF74
VCC_NCTF73
VCC_NCTF72
VCC_NCTF71
VCC_NCTF70
VCC_NCTF69
VCC_NCTF68
VCC_NCTF67
VCC_NCTF66
VCC_NCTF65
VCC_NCTF64
VCC_NCTF63
VCC_NCTF62
VCC_NCTF61
VCC_NCTF60
VCC_NCTF59
VCC_NCTF58
VCC_NCTF57
VCC_NCTF56
VCC_NCTF55
VCC_NCTF54
VCC_NCTF53
VCC_NCTF52
VCC_NCTF51
VCC_NCTF50
VCC_NCTF49
VCC_NCTF48
VCC_NCTF47
VCC_NCTF46
VCC_NCTF45
VCC_NCTF44
VCC_NCTF43
VCC_NCTF42
VCC_NCTF41
VCC_NCTF40
VCC_NCTF39
VCC_NCTF38
VCC_NCTF37
VCC_NCTF36
VCC_NCTF35
VCC_NCTF34
VCC_NCTF33
VCC_NCTF32
VCC_NCTF31
VCC_NCTF30
VCC_NCTF29
VCC_NCTF28
VCC_NCTF27
VCC_NCTF26
VCC_NCTF25
VCC_NCTF24
VCC_NCTF23
VCC_NCTF22
VCC_NCTF21
VCC_NCTF20
VCC_NCTF19
VCC_NCTF18
VCC_NCTF17
VCC_NCTF16
VCC_NCTF15
VCC_NCTF14
VCC_NCTF13
VCC_NCTF12
VCC_NCTF11
VCC_NCTF10
VCC_NCTF09
VCC_NCTF08
VCC_NCTF07
VCC_NCTF06
VCC_NCTF05
VCC_NCTF04
VCC_NCTF03
VCC_NCTF02
VCC_NCTF01
VCC_NCTF00

VTT_NCTF17
VTT_NCTF16
VTT_NCTF15
VTT_NCTF14
VTT_NCTF13
VTT_NCTF12
VTT_NCTF11
VTT_NCTF10
VTT_NCTF09
VTT_NCTF08
VTT_NCTF07
VTT_NCTF06
VTT_NCTF05
VTT_NCTF04
VTT_NCTF03
VTT_NCTF02
VTT_NCTF01
VTT_NCTF00

Y12
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
Y21
Y22
Y23
Y24
Y25
Y26
Y27
Y28
Y29
Y30
Y31
Y32
Y33
Y34
Y35
Y36
Y37
Y38
Y39
Y40
Y41
Y42
Y43
Y44
Y45
Y46
Y47
Y48
Y49
Y50
Y51
Y52
Y53
Y54
Y55
Y56
Y57
Y58
Y59
Y60
Y61
Y62
Y63
Y64
Y65
Y66
Y67
Y68
Y69
Y70
Y71
Y72
Y73
Y74
Y75
Y76
Y77
Y78
Y79
Y80
Y81
Y82
Y83
Y84
Y85
Y86
Y87
Y88
Y89
Y90
Y91
Y92
Y93
Y94
Y95
Y96
Y97
Y98
Y99
Y100

VSS

U19F


VSSALVDS
VSS267
VSS266
VSS265
VSS264
VSS263
VSS262
VSS261
VSS260
VSS259
VSS258
VSS257
VSS256
VSS255
VSS254
VSS253
VSS252
VSS251
VSS250
VSS249
VSS248
VSS247
VSS246
VSS245
VSS244
VSS243
VSS242
VSS241
VSS240
VSS239
VSS238
VSS237
VSS236
VSS235
VSS234
VSS233
VSS232
VSS231
VSS230
VSS229
VSS228
VSS227
VSS226
VSS225
VSS224
VSS223
VSS222
VSS221
VSS220
VSS219
VSS218
VSS217
VSS216
VSS215
VSS214
VSS213
VSS212
VSS211
VSS210
VSS209
VSS208
VSS207
VSS206
VSS205
VSS204
VSS203
VSS202
VSS201
VSS200
VSS199
VSS198
VSS197
VSS196
VSS195
VSS194
VSS193
VSS192
VSS191
VSS190
VSS189
VSS188
VSS187
VSS186
VSS185
VSS184
VSS183
VSS182
VSS181
VSS180
VSS179
VSS178
VSS177
VSS176
VSS175
VSS174
VSS173
VSS172
VSS171
VSS170
VSS169
VSS168
VSS167
VSS166
VSS165
VSS164
VSS163
VSS162
VSS161
VSS160
VSS159
VSS158
VSS157
VSS156
VSS155
VSS154
VSS153
VSS152
VSS151
VSS150
VSS149
VSS148
VSS147
VSS146
VSS145
VSS144
VSS143
VSS142
VSS141
VSS140
VSS139
VSS138
VSS137
VSS136
VSS135
VSS134
VSS133
VSS132
VSS131
VSS130

<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GMCH (5 of 5)	
Size	Document Number	Rev		
A3		Leopard2		-1
Date: Thursday, July 07, 2005		Sheet	10	of 47




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor


**Put decap near power(0.9V)
and pull-up resistor**



Place these Caps near DM1



Place these Caps near DM2




<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
DDR2 Termination Resistor			
Size	Document Number	Rev	
A3	Leopard2	-1	
Date:	Thursday, July 07, 2005	Sheet 12 of	47









All dampings in this page must near the VRAM.




Digital Signal CONN



Analog Signal CONN





Close to Docking CN





Please close to ICH6

HP suggest




CIR, CIR_PR, CIR_KBC are connect together. default setting 12/12

Docking Connector






緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

INVERTER/LCD



		PWR	CHR	HDD	IR	CAPS	7421
PR Botton		Amber LED4	Amber LED5	Amber LED6	U42	Amber LED1	Amber LED2
PA Top		Blue LED8	Blue LED7	Blue LED9	U64	Blue LED1	Blue ³⁶ LED2




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<i>Inverter/LCD</i>			
Size A3	Document Number		Rev
	<i>Leopard2</i>		<i>-1</i>
Date: Monday, July 11, 2005	Sheet	19	of 47


CRT




010804 Modified on Astro ID request

CIR FOR FF







Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
IDE decoupling

Layout Note:
PCI decoupling

Place within 100
mils of ICH
near pin AG5

Place within 100
mils of ICH
near pin AG9

Place within 100
mils of ICH

Place within 100
mils of ICH
near E26, E27

Place within 100
mils of ICH
pin AG10

Intel dummy

Place within 100
mils of ICH
pin A13

Place within 100
mils of ICH
pin V7

U42E

AA22

AA23

AA24

AA25

AB25

AB26

AB27

F25

F26

F27

G22

G23

G24

H21

H22

J21

J22

K21

K22

L21

L22

M21

M22

N21

N22

N23

N24

N25

P21

P26

P27

R21

R22

T21

T22

U21

U22

V21

V22

W21

W22

Y21

Y22

AA6

AB4

AB5

AB6

AC4

AD4

AE4

AE5

AE6

AE7

AE8

AE9

AG9

AC27

E26

AG10

A13

F14

G13

G14

A11

U4

V1

V7

V2

Y7

A17

B17

C17

F18

G17

G18

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_B

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A



VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A

VCC1_5_A




Secondary PCI Bus reset signal.


PCIRST# Buffer to enhance the driving strength





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		ICH6-M (4 of 4)	
Size A3	Document Number	Rev -1	
Date: Thursday, July 07, 2005		Sheet 24 of 47	
Leopard2			



Reserve for G768B works at High Speed




Put these two Caps near the thermal diode.









THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B


180 ms after VCC_G768 > 4.38v, p2, 7



The symbol use 2nd source
The P/N is the main source
Main source:20.D0152.103
2nd source:20.D0012.103




G781 Close to VGA chip




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
G768D	
Size A3	Document Number
Leopard2	
Date: Monday, July 11, 2005	Sheet 25 of 47

HDD Connector




CDROM






NEWCARD Connector

Place them Near to Chip



Place them Near to Connector



SMBUS (ICH6 - -NEWCARD, LAN)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD / CDROM/NEWCARD

Size


Document Number

Leopard2


Rev




Date: Monday, July 11, 2005

Sheet 26 of 47




Bypass/Decoupling Capacitors
Should be placed as close to
PCI7421 as possible









PCMCIA Socket



Cardbus I/F



6 in 1 Connector




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	PCMCIA SLOT/ CARDBUS SKT
-------	--------------------------

Size A3	Document Number Leopard2	Rev -1
Date: Thursday, July 07, 2005	Sheet 29 of 47	








Close to RTL8100C
Pin121, Pin122



Close
to LAN
chip



22,34 INT_PIRQE#
24,27,28,34,36 PCIRST1#
3 PCLK_LAN
22 PCI_GNT#2
22 PCI_REQ#2
18,22,34 ICH_PME#



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
LAN RTL8100C


Size A3 Document Number
Leopard2

Date: Thursday, July 07, 2005 Sheet 30 of 47

Rev
-1




MINI-PCI




The symbol use 2nd source
The P/N is the main source
Main source:62.10032.001
2nd source:62.10032.031


<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI-PCI	
Size	Document Number
A3	Leopard2
Date: Thursday, July 07, 2005	Sheet 34 of 47
Rev	
-1	

USB POWER



MDC Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB / MDC CONN.Size
A3

Document Number

Leopard2



Rev	
-1	

Date: Thursday, July 07, 2005

Sheet 35 of 47


INTERNAL KEYBOARD CONNECTOR

KROW[1..8] 36 KCOL[1..16] 36




the matrix table for PCB

	KBC_MATRIX2, KBC_MATRIX1	
	PA	PR
Discrete	00	01
UMA	10	11




LAUNCH Board


POWER BUTTON



TouchPad Connector




FLASH ROM



Adaptor in to generate DCBATOUT


Layout 200mil



BATTERY CONNECTOR

<Core Design>

CPU_CORE - MAX1907




OCP=30A, Vally current = 27.5A,
Vilim=550mV(55mVp-p*10)

Deeper Sleep Voltage : 0.748V
, S0=L, S1=H, S2=Open,

Boot-up Voltage : 1.2V
, B0=L, B1=L, B2=Open

VID							Vcore	
VID5	VID4	VID3	VID2	VID1	VID0	V		
0	1	0	1	1	1	1.340		
0	1	1	0	0	0	1.324		
0	1	1	0	1	0	1.292		
0	1	1	1	0	0	1.260		
0	1	1	1	0	1	1.244		
0	1	1	1	1	1	1.212		
1	0	0	0	0	1	1.180		
1	0	0	0	1	1	1.148		
1	0	0	1	1	0	1.100		
1	0	1	0	0	1	1.052		
1	0	1	0	1	1	1.020		
1	0	1	1	1	0	0.972		
1	1	0	0	0	0	0.940		




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




IMVP IV-CPU POWER-MAX1907

Leopard2

Sheet 41 of 47




For 5V
SETTING=5.0915V





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TPS5130 (3D3V/5V/1D8V)			
Size	Document Number	Rev	
A3	Leopard2	-1	
Date:	Thursday, July 07, 2005	Sheet	42 of 47


TI TPS5130 for 1D2V, 5V, 3D3V (1D2V=>CH1 , 5V=>CH2 , 3D3V =>CH3)




1.5V_S5 (For ICH6)




L3# circuit



$$\begin{aligned} I_{ocp} &= 4.3 * 1.7 = 7.3A \\ R_{ds,on} &= 20 * 1.375 = 27.5m \text{ ohm} \\ V_{cs2} &= I_{ocp} * R_{ds,on} = 201mV \\ V_{ILIM2} &= V_{cs2} / 0.1 = 2.01V \end{aligned}$$


$I_{ocp}=7.8 * 1.7 = 13.3A$
 $R_{ds,on}=5.5*1.375=7.563m\ ohm$
 $V_{cs1}=I_{ocp}*R_{ds,on}=100mV$
 $V_{ILIM}=V_{cs1}/0.1=1V$

$I_{ocp}=4.3 * 1.7 = 7.3A$
 $R_{ds,on}=20*1.375=27.5m\ ohm$
 $V_{cs2}=I_{ocp}*R_{ds,on}=201mV$
 $V_{ILIM2}=V_{cs2}/0.1=2.01V$



$V_o = V_{ref} * (1 + R1/R2)$
 $= 1.0V * (1 + 2K/10K)$
 $= 1.2V$
 $V_o = 1.0V * (1 + 0/10K)$
 $= 1 * 1 = 1.0V$

High (3.3V) => $V_o = 1.0V$
Low (0V) => $V_o = 1.2V$

M24/M26 POWER PLAY (VGA_PWRCNTL)
high (3.3V) = set lower core voltage (VDDC = 1.0V)
low (0V) = set higher core voltage (VDDC = 1.2V)

Ton Setting	Side 1	Side 2
	Frequency (kHz)	Frequency (kHz)
VCC	235	170
Floa	345	255
VREF	485	355
AGND	620	460

<Core Design>

緯創資通



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
MAX8743 (1D2V_VGA_S0/1D05V)		
Size	Document Number	Rev
A3		-1
Date: Thursday, July 07, 2005		
Sheet 45 of 47		


Leopard2

FOR GMCH Power



FOR DDR2 Power

Suspend Power



Run Power

