

Nirvana 13 Discrete GDDR5 Schematics Document

Sandy Bridge
Intel PCH

2011-01-18

REV : A00

DY :None Installed

10mW: External circuit for 10mW solution installed.

GSENSOR_ADI: Stuff for ADI G-Sensor

VCCSA_PWM: Stuff for VCCSA PWM solution.

P2800A1: Stuff for P2800EA1

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover

Size
A3

Document Number

Nirvana 13

Rev

A00

Date: Tuesday, January 18, 2011

Sheet 1 of 104


Nirvana 13 Block Diagram (Discrete 8 layers)

Seymour:512M (64M*32b*2)

Project Code: 91.4ID01.001

PCB P/N : 10244

Revision : -1



PCB LAYER		CPU DC/DC	
DIS		VT1316+VT1317 42	
		INPUTS	OUTPUTS
		5V_S5	VCC_CORE
		SYSTEM DC/DC	
		VT1316+VT1317 44	
		INPUTS	OUTPUTS
		5V_S5	VCC_GFXCORE
		SYSTEM DC/DC	
		TPS51461 48	
		INPUTS	OUTPUTS
		5V_S5	0D85V_S0
		VGA	
		VT357 92	
		INPUTS	OUTPUTS
		5V_S0	VGA_CORE
		SYSTEM DC/DC	
		VT358/RT9026 46	
		INPUTS	OUTPUTS
		5V_S5/5V_S5	1D5V_S3 0D75V_S0 DDR_VREF_S3
		SYSTEM DC/DC	
		VT357 45	
		INPUTS	OUTPUTS
		5V_S5	1D05V_VTT
		TI CHARGER	
		BQ24745 40	
		INPUTS	OUTPUTS
		+DC IN_S5 +PBATT	DCBATOUT
		SYSTEM DC/DC	
		TPS51427 41	
		INPUTS	OUTPUTS
		DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5
		SYSTEM DC/DC	
		TPS51311 47	
		INPUTS	OUTPUTS
		3D3V_S5	1D8V_S0
		SYSTEM DC/DC	
		G9731 93	
		INPUTS	OUTPUTS
		1D5V_S3	1V_VGA_S0
		Switches 36,93	
		INPUTS	OUTPUTS
		1D5V_S3 5V_S5 3D3V_S5 1D8V_S0 1D5V_S3	1D5V_S0 5V_S0 3D3V_S0 1D8V_VGA_S0 1D5V_VGA_S0

<Core Design>

**Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

A3

Document Number

Nirvana 13

Rev

A00

Date

Tuesday, January 04, 2011

Sheet

2

of

104

PCB Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Enable when Pull-up.
INIT3_3V#	Weak internal pull-up. This signal should not be pulled low. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable Integrated 1.05 V VRMs is enabled when high. This signal should always be pulled high
DF_TVS	DMI and FDI Tx/Rx Termination Voltage Weak internal pull-down. It needs to be connected to PROC_SELECT with a 1K±5% pull-up resistor to PCH VCCPNAND rail and a 4.7K±5% series resistor.
SATA1GP /GPIO19	Boot BIOS Strap bit 0 This Signal has a weak internal pull-up. Note: This field determines the destination of accesses to the BIOS memory range. This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC
HDA_SDO	Signal has a weak internal pull-down. Default: the security measures defined in the Flash Descriptor will be in effect. Pull-up: the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing or debug environments ONLY.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform.
GPIO15	TLS Confidentiality Low - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: A strong pull-up may be needed for GPIO functionality
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable This signal enables the internal Deep Sleep 1.05 V regulators. This signal must be always pulled-up to VccRTC.
GPIO28	On-Die PLL Voltage Regulator This signal has a weak internal pull-up. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail.

PCIE Routing

LANE1	X
LANE2	LAN (I/O Board)
LANE3	Mini Card2 (WWAN)
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	X
1	ESATA / USB COMBO
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	0
CFG[4]	Display Port Presence strap	Disabled - No Physical Display Port attached to Embedded Display Port. Enabled - An external Display Port device is connected to the Embedded Display Port	1
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.39V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB Address Hex Bus
Device			
EC SMBus 1 Battery Capacity Board			KBC_SDA1/KBC_SCL1 KBC_SDA1/KBC_SCL1
EC SMBus 2 PCH MXM LCD Thermal Sensor			KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2
PCH SMBus CK505 Clock Generator SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


Table of Content

Size A3	Document Number Nirvana 13	Rev A00
---------	--------------------------------------	-------------------



Date: Tuesday, January 04, 2011 Sheet 3 of 104

Rev
A00

SSID = CPU



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor. power (~15 mW) may be
wasted.




XDP_DBRESET# >>> XDP_DBRESET# (19)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU 2/7(THERMAL/CLOCK/PM)			
Size	Document Number		Rev
	Nirvana 13		A00
Date:	Tuesday, January 18, 2011	Sheet 5 of	104

SSID = CPU




<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU 3/7(DDR)	
Size	Document Number	Rev	A00
Date: Tuesday, January 18, 2011		Sheet 6 of 104	

SSID = CPU



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

POWER

AG33 VCC

AG32

AG10

AG10

AG5

AG6

AG7

AG8

AG9

AG0

AG0

AG1


[illegible]

SSID = CPU

VAXG Output Decoupling Recommendation:

2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge

POWER



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

CPU 6/7(VCC GFX CORE)



Nirvana 13

A00

Date: Tuesday, January 18, 2011

Sheet 9 of 104

SSID = CPU



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU 7/7(VSS)

Size	Document Number
------	-----------------

Nirvana 13

Rev	A00
-----	------------

Date: Tuesday, January 04, 2011

Sheet 10 of 104

(Blanking)

Remove the XDP connector for space saving 6/28

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number

NIRVANA 13

Rev

A00

Date: Tuesday, January 04, 2011

Sheet 11 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	<i>Nirvana 13</i>	<i>A00</i>

Date: Tuesday, January 04, 2011	Sheet 12 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Nirvana 13


Rev
A00

Date: Tuesday, January 04, 2011

Sheet 13 of 104






Reserved

SSID = MEMORY




PART NUMBER	Height	TYPE
62.10017.N61	9.2mm	
62.10017.U01	9.2mm	
62.10017.T11	9.2mm	

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



PART NUMBER	Height	TYPE
62.10017.P41	5.2mm	
62.10017.T91	5.2mm	
62.10017.T01	5.2mm	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Size
A3

Document Number
Nirvana 13


Rev
A00

Date: Tuesday, January 04, 2011Sheet 16 of 104

L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is used for the local flat panel display



20110104 A00:
Merge RN1701,RN1706 to RN1703 2.2k array resistor.
20110113 A00:
Swap RN1703.7,RN1703.5; swap RN1703.8,RN1703.6.




Place near PCH

Impedance: 90 ohm

0617 Modify:
Joseph Removed LVDSB related net for single LVDS channel base on Dell updated spec.

Notes:
1K 0.5% 0402.




Cougar Point

LVDS

Digital Display Interface

CRI

COUGAR-GP-U2-NF




Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMIB_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA
	DDPB_0N	AY47	DDPB_0N	AY47
	DDPB_0P	AY49	DDPB_0P	AY49
	DDPB_1N	AY43	DDPB_1N	AY43



<Core Design>

USB 2.0 Overcurrent Pin Default Usage


Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default





BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)






```
20101231 A00:
Merge R1804,R1806 to RN1804 22 ohm array resistor.
20110113 A00:
Swap RN1804 base on swap report.
```



20101224 A00:
0402 0R pad: R1807.




OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



✖ USB Ext. port 1 (HS)

External debug port use on Huron river platform



USB Table

Pair	Device
0	X
1	E-SATA / USB Combo
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____


PCH 2/9(PCI/USB/NVRAM)		
Size	Document Number	Rev

Doc	Document Number	Rev
	Nirvana 13	A

Date: Tuesday, January 18, 2011 Sheet 18 of 104



SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.





Deep S4/S5 Supported

Deep S4/S5 **Not** Supported





For platforms not supporting Deep S4/S5


- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



```
S0_PWR_GOOD after PM_SLP_S3# delay 200 ms
```



PM_RSMRST# 1 R1912 2 <<<RSMRST#_KBC (27)
0R0402-PAD



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5

R1917 1 330kR2J-L1-GP

DSWODVREN R1918 1 330kR2J-L1-GP

DLY

Ground



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH 3/9(DM I/FDI/PM)


Size	Document Number
------	-----------------

Nirvana 13

Date: Tuesday, January 18, 2011


Sheet 19 of 104

SSID = PCH





- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

SSID = PCH





(29) HDA_CODEC_SYNC 33R2J-2-GP R2122 HDA_SYNC
(29) HDA_CODEC_SDOUT 33R2J-2-GP R2123 HDA_SDOUT





This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.
Needs to be pulled high for Huron River platform.
co-operate with R2310


PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____


PCH 5/9(SPI/BTC/LPC/SATA/IHDA)

Size	Document Number	Rev
------	-----------------	-----

	Nirvana 13	A00
--	-------------------	------------

Date: Tuesday, January 18, 2011 Sheet 21 of 104

Note:
For PCH debug with XDP, need to NO STUFF R2218






3D3V_S0

20100104 A00:
Merge RN2201,R2222,R2223 to 10k array resistor.
20110113 A00:
Combine PCH_TEMP_ALERT#,MFG_MODE to RN2202.
Combine EC_SCI#,DGPU_HPD_INTR# to RN2204

R2220
10KH2J-3-GP

PCH GPIO48



FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20kΩ
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)


PLL ODVR EN **DY** 1 R2212 1KR2J-1-GP

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
PCH 6/9(GPIO/CPU)			
Size	Document Number		Rev
	Nirvana 13		A00
Date:	Tuesday, January 18, 2011	Sheet	22 of 104

SSID = PCH


6A



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



SSID = PCH



<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH 8/9(POWER2)**

Size: Document Number: **Nirvana 13** Rev: **A00**

Date: Tuesday, January 04, 2011 Sheet 24 of 104

SSID = PCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH 9/9(VSS)**

Size	Document Number	Rev
	Nirvana 13	A00

Date: Tuesday, January 04, 2011 Sheet 25 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved


Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 26 of 104
---------------------------------	-----------------


SSID = KBC




ROSA Multi GPIO setting




EC_GPIO47 High Active




PSL SOLUTION



10mW SOLUTION




EC GPIO standard PH/PL






PCB VERSION A/D(PIN98)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

NOTES:
The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and can be connected directly to the LEDs.





	MODEL_ID_DET(GPIO07)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
F-GP	DQ15_UMA	100.0K	10.0K(64.10025ADL)	3.0V
	DQ15_ATI	100.0K	20.0K(64.20025ADL)	2.75V
	DQ15_NVidia	100.0K	33.0K	2.48V
	DN15_UMA	100.0K	47.0K(64.47025ADL)	2.24V
	DN15_ATI	100.0K	64.9K(64.64925ADL)	2.0V
F-L-GP	Reserved	100.0K	76.8K	1.87V
	Reserved	100.0K	100.0K	1.65V
	DN13_UMA	100.0K	143.0K	1.358V
	DN13_ATI	100.0K	174.0K	1.204V
	DQ15_Ventura	100.0K	215.0K	1.084V

Notes:
The total SPI interface signal between EC and PCH
can't not exceed 6500mil. The mismatch between
SPI signal must be within 500mil





MEDIA BUTTON CONTROL



NOTES:
Please make sure there's no pull-down resistor on USB_PWR_EN#AC_PRESENT.E51_TXD.

SSID = Thermal


Thermal sensor P2800




ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

Fan controller




PIN#	I/O	FUNCTION
1	I	Internal Pull-high (P2793A). The IC will be functioning when /FON voltage is above 1.6V. When /FON is low (<0.4V), VOUT will be fully on
2	O	Input Voltage
3	O	Output Voltage
4	I	The voltage on this input pin controls the VOUT voltage by the formula: VOUT=1.6 * VSET When VSET is under 0.8V, the IC will be shutdown
5,6,7,8	O	Ground



$$RSET = 0.0012T^2 - 0.9308T + 96.147$$

$$T=87 ; RSET=24.25ohm$$




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	THERMAL P2800 / Fan control		
Size	Document Number	Rev	
A3	Nirvana 13	A00	
Date:	Tuesday, January 18, 2011	Sheet	28 of 104

SSID = AUDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date:	Tuesday, January 04, 2011	Sheet	30	of	104
		1			

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 31 of 104
---------------------------------	-----------------

SSID = SDIO

48MHz clock input trace of characteristic impedance (Z_0) must be $50 \pm 15\%$.




The maximum range of the PMOS output current

1. xD-Picture Card: 250mA
2. SD/MMC Card: 250mA
3. MS/MSPRO/Duo-HG: 250mA

POWER TRACE

1. RTS5138: pin 4 (3V3_IN) trace fixed width is 30 mils (minimum).
2. RTS5138: pin 5 (CARD_3V3) trace fixed width is 30 mils (minimum).
3. RTS5138: pin 6 (V18) trace fixed width is 12 mils (minimum). Keep the trace routing lengths as short as possible.
4. RTS5138: pin 1 (RREF) trace fixed width is 12 mils (minimum).
5. RTS5138: pin 1 (RREF) trace must far away 48MHz clock trace.
6. De-coupling and Bulk capacitor should place near to RTS5138 chip and Combo Socket.
7. It is recommended that use of ferrites bead on power trace.
8. Via size: Pad ≥ 32 mils, Finished hole ≥ 16 mils.

The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout with differential characteristic impedance (Z_{diff}) is $90\Omega \pm 10\%$



20101227 A00:
Change R3210, R3211 to 0R 0402 pad.
20100104 A00:
Remove TR3201.

PIN	TYPE	FUNCTION	RTS5138 NET
1	SD	SD-DAT2	SP13
2	SD	SD-CD/DAT3	SP12
3	MMC_PLUS	MMC-DAT4	SP11
4	SD	SD-CMD	SP10
5	MMC_PLUS	MMC-DAT5	SP9
6	SD	SD-VSS	POWER
7	SD	SD-VDD	POWER
8	MemoryStick	MS-VSS	POWER
9	MemoryStick	MS-VCC	POWER
10	MemoryStick	MS-SCLK	SP1
11	MemoryStick	MS-DAT3	SP5
12	MemoryStick	MS-INS	SP2
13	MemoryStick	MS-DAT2	SP8
14	MemoryStick	MS-DAT0	SP9
15	MemoryStick	MS-DAT1	SP12
16	MemoryStick	MS-BS	SP14
17	MemoryStick	MS-VSS	POWER
18	SD	SD-CLK	SP8
19	MMC_PLUS	MMC-DAT6	SP7
20	SD	SD-VSS	POWER
21	MMC_PLUS	MMC-DAT7	SP5
22	SD	SD-DAT0	SP4
23	SD	SD-DAT1	SP3
24	SD	SD-COM(SW)	
25	SD	SD-CD(SW)	SP6
26	XD	XD-GND	POWER
27	XD	XD-CD	XD_CD#
28	XD	XD-R/B	SP1
29	XD	XD-RE	SP2
30	XD	XD-CE	SP3
31	XD	XD-CLE	SP4
32	XD	XD-ALE	SP5
33	XD	XD-WE	SP6
34	XD	XD-WF	SP7
35	XD	XD-GND	POWER
36	XD	XD-D0	SP8
37	XD	XD-D1	SP9
38	XD	XD-D2	SP10
39	XD	XD-D3	SP11
40	XD	XD-D4	SP12
41	XD	XD-D5	SP13
42	XD	XD-D6	SP14
43	XD	XD-D7	XD-D7
44	XD	XD-VCC	POWER
45	SD	SD-WF(SW)	SP1

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Card Reader RTS5138**

Size A3 Document Number **Nirvana 13** Rev **A00**

Date: Tuesday, January 18, 2011 Sheet 32 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date:	Tuesday, January 04, 2011	Sheet	33	of	104
-------	---------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 34 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Nirvana 13


Rev

A00


Date: Tuesday, January 04, 2011

Sheet 35 of 104

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




5 S3 Power Reduction




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK

CEKLT V1.0: PCH to 1K,CUP to 200R




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
S3 Power Reduction		
Size A3	Document Number	Rev
	Nirvana 13	A00
Date: Tuesday, January 18, 2011	Sheet 37	of 104



For actual location, need to be swap all pin




<Core Design>





Title			BATT CONN	
Size	Document Number	Rev		
A3	Nirvana 13	A00		
Date:	Tuesday, January 18, 2011	Sheet	39	of 104

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____			
CHARGER BQ24745			
Size	Document Number	Rev	
	Nirvana 13	A00	
Date	Tuesday, January 18, 2011	Sheet	40 of 104


```
SSID = CPU.Regulator
```







<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VT1316+1317 AXG CORE(3/3)

Size
A3


Document Number

Nirvana 13

Rev
A00

Date: Tuesday, January 18, 2011

Sheet 44 of 104



(19,46,47) RUNPWROK
(37,48) 1.05VTT_PWRGD


20101227 A00:
Change PR4503, PR4505, PR4504, PR4509
to 0R 0402 pad.

$V_{REF} = 1.21V$
 $V_{out} = V_{REF} * (R_{des} / R_{bios})$
 Design Current = 9.4A < OCP < A


Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title VT357 +1.05V VTT		
Size A3	Document Number Nirvana 13	Rev A00
Date: Tuesday, January 18, 2011	Sheet 45 of 104	

SSID = PWR.Plane.Regulator_1p5v0p75v



RT9026 for 0D75V_S0



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **VT358 +1.5V SUS/+0.75V SUS**

Size A3	Document Number	Rev
	Nirvana 13	A00

Date: Tuesday, January 18, 2011 Sheet 46 of 104

```
SSID = PWR.Plane.Regulator_1p8v
```

- 1A= 40mils
- 1.5A= 60mils
- 0.5A= 20mils



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51311 +1.8V RUNSize
A3

Document Number


Nirvana 13

Rev	A00
-----	------------

Date: Tuesday, January 18, 2011

Sheet 47 of 104


TPS51461 for VCCSA



<Core Design>



SSID = VIDEO

LVDS CONNECTOR




CAMERA and DIGITAL MIC PIN DEFINE!

Pin No.	Signal	Pin Type	Function Description
1	Stg_Scp	PWD	2.5kV Connection to relay
2	Stg	Signal Pin	STB Data Transmission
3	Stg	Signal Pin	STB Data Transmission
4	VB+3.3V	Power Pin	Power Supply
5	DMC_CLK	Signal Pin	Digital MIC CLOCK
6	DMC_MNO	Signal	Digital MIC MNO
7	DMC_DATA	Signal Pin	Digital MIC DATA
8	DMO	Signal	Eighteen Ground




For EMI request
Close to LVDS connector



SSID = VIDEO

LCD POWER for ROSA



20100104 A00:
Remove TR4902.


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD/Inverter Connector			
Size A3	Document Number Nirvana 13	Rev A00	
Date:	Tuesday, January 18, 2011	Sheet 49 of	104

Reserve for ATI to debug





Reduce layout branch trace.
Keep reserved component near main signal


CRT Hsync & Vsync level shift



20101231 A00:
Change R5004, R5005 to R5001 33 ohm array resistor.



CRT DDCDATA & DDCCLK level shift



<Core Design>




DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT Connector	
Size	Document Number	Rev		
A3	Nirvana 13	A00		
Date:	Tuesday, January 18, 2011	Sheet	50	of 104


SSID = VIDEO

HDMI Level Shifter & CONNECTOR

**Removed LEVEL SHIFTER base on DELL feedback spec.
(No support 220MHZ deep color mode, so can be removed
HDMI LEVEL SHIFTER circuit.**



20100106 A00:
Remove RN5112-RN5115.
20110111 A00:
Change RN5112-RN5115 to 0R array resistors.



ATI GPU has 5V Tolerance




```
20101224 A00:
Change RN5117,RN5112-RN5115 to 0402 0 ohm pad.
20110111 A00:
Change RN5117 to 0 ohm resistor.
20110118 A00:
Remove RN5117 for PCH_HDMI_CLK and PCH_HDMI_DATA.
```

Already PH on PCH side.(RN1706)






Routing Guidelines:

**CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.**

**HDMI CONN**

**Removed HDMI_IN# CIRCUIT
connect to KBC GPIO.**



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

DMI Level Shifter/Connector

Nirvana 13

Rev	A00
-----	-----

Date: Tuesday, January 18, 2011

Sheet 51 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 52 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number		Rev
A3	Nirvana 13		A00
Date:	Tuesday, January 04, 2011	Sheet	53 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 54 of 104
---------------------------------	-----------------

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ITP			
Size A3	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 04, 2011		Sheet 55 of 104	1

SSID = SATA


SATA HDD Connector




ODD Connector




SUPPORT ZERO SATA ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SATA Zero Power ODD



Current limit
Active High
typ =>2A

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **HDD/ODD**

Size A3	Document Number Nirvana 13	Rev A00
Date: Tuesday, January 18, 2011	Sheet 56 of 104	



SSID = ESATA

USB CHARGER




Switch Control Bit:
CB=0 (AM):auto detection charger identification active.
CB=1 (PM):connect DP/DM to TDP/TDM.

ESATA CONN



close to ESATA1





<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



SSID = AUDIO

Speaker Connector




06/28

LINE OUT



MIC IN



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio Jack			
Size A3	Document Number	Rev A00	
Nirvana 13			
Date: Tuesday, January 18, 2011	Sheet 58	of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Nirvana 13


Rev
A00

Date: Tuesday, January 04, 2011

Sheet 59 of 104

SSID = Flash.ROM


SPI FLASH ROM (4M byte) for PCH



Notes:


The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

PCH and EC length less than 6.5 inch



Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINDBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25P32.C01	NUMONYX	M25PX32-VMW6F

SSID = RBATT




<Core Design>

SSID = USB

Close to ESATA Combo connector

USB POWER SW
Main G547F2P81U-GP P/N:74.00547.A79



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB2.0 Power SW	
Size	Document Number			Rev
	Nirvana 13			A00
Date:	Tuesday, January 18, 2011			Sheet 61 of 104

1V_USB30 LDO


20101227 A00:
Change R6205 to 0R 0402 pad.
20101228 A00:
VGA_THERM change to USB_PWR_EN.
20101229 A00:
Remove R6205,R6201 and rename USB3_PWR_ON from USB_PWR_EN.

USB3.0 Host	RT (R6202)	RB (R6203)	VOUT
NEC	2.37k ohm (64.23715.6DL)	7.5k ohm (64.75015.6DL)	1.05V
TI	11.8k ohm (64.11825.6DL)	30.9k ohm (64.30925.6DL)	1.1V



SSID = User.Interface

Bluetooth Module



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4

Document Number



Nirvana 13

Rev
A00

Date: Tuesday, January 18, 2011

Sheet 63 of 104

20101227 A00:
Change R6403,R6404 to 0R 0402 pad.
20100104 A00:
Remove TR6401.




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Finger Printer Conn			
Size A4	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 18, 2011		Sheet 64 of 104	

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Core Design>


(Blanking)

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Nirvana 13</i>		Rev <i>A00</i>
Date: Tuesday, January 04, 2011		Sheet 67	of 104

SSID = User.Interface


Power LED(White)




LED BD Connector




SATA HDD LED(White)




Battery LED1(White)




Battery LED2 (Amber)




WLAN LED (White)



TPLOCK LED



Power button LED(White)




<Core Design>

SSID = KBC


Internal KeyBoard Connector

PIN No.	Description
1	Diag_Loop=GPIO_1(TPC)
2	KSI[7] = KBD S8
3	KSI[6] = KBD S7
4	KSI[4] = KBD S5
5	KSI[2] = KBD S3
6	KSI[5] = KBD S6
7	KSI[1] = KBD S2
8	KSI[3] = KBD S4
9	KSI[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[16] = KBD D17
21	KSO[15] = KBD D16
22	KSO[13] = KBD D14
23	KSO[14] = KBD D15
24	KSO[9] = KBD D10
25	KSO[11] = KBD D12
26	KSO[10] = KBD D11
27	CapsLock LED
28	N/C
29	N/C
30	GND




KB Backlight Connector

MB CONN. (FFC)	
Pin 1	+5V_KB_BL
Pin2	KB_LED_DET_C
Pin3	NC
Pin4	KB_BL_CTRL#




CAP LED CONTROL



TouchPad LOCKED


TouchPad Connector



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad/Media Board**
Size: A3 Document Number: **Nirvana 13** Rev: **A00**
Date: Tuesday, January 18, 2011 Sheet 69 of 104



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug CONN

Size
A4

Document Number

Nirvana 13

Rev
A00

Date: Tuesday, January 18, 2011

Sheet 71 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011

Sheet 72 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 73 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 75 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 76 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 77 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	<i>Nirvana 13</i>	<i>A00</i>

Date:	Tuesday, January 04, 2011	Sheet	78	of	104
-------	---------------------------	-------	----	----	-----

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

(14,15,20,65,82) PCH_SMBCLK
(14,15,20,65,82) PCH_SMBDATA


For ADI G-sensor : R7901 is required.
For ST G-sensor : R7901 need DY

09/0422

- (#1) Just pull +3.3V_RUN ~ Ref. Rothschild
- (#2) FAE/ DY is ok, chip internal pull-up resistors
- (#3) From spec, Slave Address(SAD) is 001110xb
Pull HIGH SAD is 0011101b
Pull GND SAD is 0011100b

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Nirvana 13

Date: Tuesday, January 04, 2011

Rev
A00

Sheet 80 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3



Document Number
Nirvana 13

Rev
A00


Date: Tuesday, January 04, 2011

Sheet 81 of 104

(4) PEG_TXP[0..15] >> PEG_RXP[0..15] (4)
(4) PEG_TXN[0..15] >> PEG_RXN[0..15] (4)



dGPU reset for PX/SG transitions





CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1

PIN STRAPS



JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACC	H

<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PEG/STRAPPING(1/5)**


Size: **A3** Document Number: **Nirvana 13** Rev: **A00**

Date: Tuesday, January 18, 2011 Sheet: 83 of 104

DVFPDATA[0:3]	Description
0001	GDDR5 1.25Ghz Hynix-H5GQ2H24MFR-T2C 64M*32
0000	GDDR5 1.25Ghz SAMSUNG-K4G20325FC-NC04 64M*32


[illegible]

VLSI interface		EOP
LVDS CONTROL	VARY BL DIGN	AP
	TXCLK_UP, DFF3P TXCLK_LN, DFF3N	AP
	TXOUT_USP, DFF2P TXOUT_LSN, DFF2N	AP
	TXOUT_USP, DFF1P TXOUT_LSN, DFF1N	AP
	TXOUT_USP, DFF2P TXOUT_LSN, DFF2N	AP
	TXOUT_USP TXOUT_LSN	AP
LVDSIO		AP
	TXCLK_L1P, DPE3P TXCLK_L1N, DPE3N	AP
	TXCLK_L1P, DPE2P TXCLK_L1N, DPE2N	AP
	TXOUT_L1P, DPE1P TXOUT_L1N, DPE1N	AP
	TXOUT_L1P, DPE0P TXOUT_L1N, DPE0N	AP
	TXOUT_L1P TXOUT_L1N	AP



S1	S0	Down Spread%
L	L	OFF
L	M	-0.5
L	H	-2.5
M	L	-0.25
M	M	-0.75
M	H	-1.0
H	L	-1.5
H	M	-2.0
H	H	-3.0

S1	S0	Down Spread%
L	L	OFF
L	M	-0.5
L	H	-2.5
M	L	-0.25
M	M	-0.75
M	H	-1.0
H	L	-1.5
H	M	-2.0
H	H	-3.0



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
GPU DPPWR/GND(5/5) <i>Nirvana 13</i>			
Size	Document Number	Rev	
A3	<i>Nirvana 13</i>	A00	
Date:	Tuesday, January 04, 2011	Sheet	87 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 89 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date:	Tuesday, January 04, 2011	Sheet	90	of	104
-------	---------------------------	-------	----	----	-----

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00


Date: Tuesday, January 04, 2011	Sheet 91 of 104
---------------------------------	-----------------



3D3V_S0 to 3D3V_VGA_S0 Transfer




	DGPU_PWR_EN#
dGPU mode	L
IGPU	H
IGPU with BACO	L




Power on sequence for Robson-XT and SEYMOUR-XT:
3D3V VGA S0 --> 1V VGA S0 --> 1D8V VGA S0

1D8V VGA S0




1D5V_VGA_S0

change low $R_{ds(on)}$ MOSFET




1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence





Discharge Circuit



G9731 for 1V_VGA_S0

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence

```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1V_VGA_S0
1V_VGA_S0 should ramp up before 1D8V_VGA_S0
so 1V_VGA_S0 EN have to fine tune RC delay
after VGA_Core
```


$$V_{out} = 0.8V * (R1 + R2) / R2$$


Discharge Circuit

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Reserved

Nirvana 13

A00

Date: Tuesday, January 04, 2011

Sheet 94 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011

Sheet 95 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 96 of 104
---------------------------------	-----------------

Huron River Platform Power Sequence


(AC mode)

red word: KBC GPIO




(DC mode)


red word: KBC GPIO





Robson XT Power-Up/Down Sequence




Power Up Sequence: $-8 \sim 13$






PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram

The diagram illustrates the thermal management components and their interconnections. It includes a KBC NPCE795P, two Thermal P2800 blocks (UMA and VGA), a FAN, and a FAN CONTROL P2793.

UMA Thermal P2800:

- Inputs: SYS_THERM (from KBC NPCE795P), CPU_THERM (from KBC NPCE795P), TDR, TDL, OTZ.
- Outputs: P2800_DXP, P2800_DNX, THERM_SYS_SHDN# (to 2N7002), PURE_HW_SHUTDOWN# (to VR), IMVP_PWRGD (to VR).
- Internal components: MMBT3904-3-GP, SC2200P50V2KX-2GP.
- Placement: Place near CPU PWM CORE.

VGA Thermal P2800:

- Inputs: TDR, PAGE28, DXP, DNX, OTZ.
- Outputs: P2800_VGA_DXP, P2800_VGA_DNX, THRMDC, THRMDC.
- Internal components: SC2200P50V2KX-2GP, SC2200P50V2KX-2GP.
- Placement: Place near GPU (DISCRETE only).

KBC NPCE795P:

- Inputs: PAGE27, GPIO5, GPIO92, GPIO94, GPIO56, GPIO4.
- Outputs: SYS_THERM, CPU_THERM, VGA_THERM, FAN_DAC, FAN_TACH, VIN.

FAN:

- Inputs: TACH, VIN.
- Outputs: FAN_DAC, FAN_TACH.

FAN CONTROL P2793:

- Inputs: VIN, VSET, VOUT.
- Outputs: VIN, VSET, VOUT.

VR:

- Inputs: PURE_HW_SHUTDOWN#, IMVP_PWRGD.
- Outputs: PGOD, EN.

3V/5V:

- Inputs: EN.

The diagram illustrates the audio block connections for a system. On the left is the **Codec 92HD79B1**. It has several output and input pins. On the right are five audio components: **SPEAKER**, **HP OUT**, **MIC IN**, **Digital MIC**, and **Analog MIC**.

Connections:

- SPEAKER:** Connected to `SPKR_PORT_D_L-` and `SPKR_PORT_D_L+`.
- HP OUT:** Connected to `HP1_PORT_B_L` and `HP1_PORT_B_R`.
- MIC IN:** Connected to `HP0_PORT_A_L`, `HP0_PORT_A_R`, and `VREFOUT_A_OR_F`.
- Digital MIC:** Connected to `DMIC_CLK/GPIO1` and `DMIC0/GPIO2`.
- Analog MIC:** Connected to `PORTC_L`, `PORTC_R`, and `VREFOUT_C`.

[illegible]

Version	Date	Page	Function	Change Item
A00	20110104	22	EE	Merge RN2215,R2216 to RN2201 10k array resistor.
A00	20110104	32,49,57 64,65	EE	Remove TR3201,TR4902,R5718,R5719,TR6401,TR6501.
A00	20110104	68,69	EE	Change R6804,R6806,R6808,R6810,R6906 to 620 ohm 5% .
A00	20110104	82	EE	Merge R8201~R8203 to RN8201 1k array resistor.
A00	20110105	85	EE	Change L8507 to 0 ohm short pad, un-stuff C8526,C8527,Un-stuff C8501 C8502 C8504 C8506 C8511.
A00	20110105	93	EE	Change PR9316 to 10k ohm (follow the standard schematics).
A00	20110105	85	EE	Un-stuff C8536,C8533,C8534 and change L8501 to 0 ohm short pad.
A00	20110106	93	Power	Un-stuff PC9317.
A00	20110107	51	EE	Remove RN5112~RN5115.
A00	20110107	68,69	EE	Change R6804,R6806,R6808,R6810,R6906 to 1k ohm 5% .
A00	20110107	49	EE	Change F4902 to 0603 0 ohm.
A00	20110110	21	EE	Merge R2115,R2116 to RN2101.
A00	20110110	41	Power	Change PG4110,PG4112,PG4114-PG4119,PG4122,PG4126,PG4129,PG4131,PG4133,PG4135-PG4138,PG4140,PG4142,PG4102~PG4109,PG4111,PG4113,PG4118,PG4120,PG4123,PG4101,PG4127,PG4130,PG4132,PG4134, PG4139,PG4141 to ZZ.CLOSE.001.
A00	20110111	49,51	EE	Change R4908,R4909,R4903,R4910,R4913~R4916 R4917,R4918 to 0R 0402 reisitors. Change RN5112-RN5115 to 0R array resistors. Change RN5117 to 0 ohm resistor.
A00	20110112	20	EE	Change C2007,C2008 to 15pF from 12pF base on vendor's report.
A00	20110112	85	EE	Change C8524,C8525 to 18pF from 12pF base on vendor's report.
A00	20110113	8,9	EE	Change RN801,RN902 to 100 ohm 1% (66.10156.04L).
A00	20110113	22	EE	Combine PCH_TEMP_ALERT#,MFG_MODE to RN2202. Combine EC_SCI#,DGPU_HPD_INTR# to RN2204.
A00	20110113	5,8,14, 21,42,17 18,82	EE	Swap RN502,RN801,RN1401,RN1804,RN2101,PN4201, RN8201 base on swap report. Swap RN1703.7,RN1703.5. swap RN1703.8,RN1703.6
A00	20110117	42	EE	Swap PN4201 base on the swap report.
A00	20110118	8	EE	Change C823, C824, C825 to 22uF from 10uF (0805 size). Reserve C846-C848 22uF (0805 size).
A00	20110118	51	EE	Remove RN5117 for PCH_HDMI_CLK and PCH_HDMI_DATA.
A				

<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehlin, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A3Document NumberRev

Nirvana 13A00

Date: Tuesday, January 18, 2011Sheet 104 of 104