


JV10-NL Block Diagram


Project code: 91.4HX01.001
 PCB P/N : 48.4HX01.0SB
 REVISION : SB



SYSTEM DC/DC RT8223 34	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A) 3D3V_S5 (6A)
SYSTEM DC/DC RT8209E 35	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 (7.5A)
SYSTEM DC/DC RT8209E 36	
INPUTS	OUTPUTS
DCBATOUT	1D1V_S0 (11A)
RT9026 35	
5V_S5	DDR_VREF_S3
RT9025 37	
3D3V_S5	1D1V_S5
RT9025 37	
3D3V_S5	CPU_VDDR
CHARGER ISL88731A 38	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A UP+5V 5V 100mA
CPU DC/DC ISL6265AHR 33	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0_0 0~1.55V 18A VCC_CORE_S0_1 0~1.55V 18A VDDNB 0~1.55V 18A

Power on Sequence required:

- SB800:**
 1, +3.3VDUAL ramp before +1.1VDUAL
 2, +3.3V ramp before +1.8v
 3, +1.8V ramp before +1.1v
 4, +3.3v ramp before +1.1v
 5, +3.3VALW_R ramping down time > 300us
 6, 50uS <= All power rails except +3.3VALW_R <= 40ms
 7, 100uS <= +3.3VALW_R <= 40mS
- RS880:**
 1, 0 < (+3.3V) - (+1.8v) < 2.1
 2, +1.8V ramp before +1.1v
 3, +1.1V ramp before VCC_NB














USB

Pair	Device
0	USB1 (HS)
1	MINICARD1
2	NC
3	NC
4	Cardreader
5	USB2
6	USB3
7	Blue Tooth
8	NC
9	WECCAM
10	NC
11	MINIC2 (3G sim)
12	MINIC2 (3G)
13	NC

PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2




71.09480.A03
2ND = 71.00880.A03
9LRS480, Wistron P/N??? 48Mhz

NB CLOCK INPUT TABLE

NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

* RS880M can be used as clock buffer to output two PCIe reference clocks
By default, chip will be configured as input mode, BIOS can program it to output mode.



SEL_27 REF2	1	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_SATA REF1	0*	100MHz differential spreading SRC clock
SEL_SATA REF1	1	100MHz non-spreading differential SATA clock
SEL_SATA REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66 REF0	1	66MHz 3.3V single ended HTT clock
SEL_HTT66 REF0	0*	100MHz differential HTT clock

CPU_CLK (200MHz)


SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN ICS9LPRS480**

Size: **A3** Document Number: **SJV10-NL** Rev: **-1**

Date: Friday, January 29, 2010 Sheet 3 of 42



ASB2

71.TURON.B0U

SJV10-NL

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU HT LINK I/F (1/4)			
SJV10-NL			
Size	Document Number	Rev	
A3		-1	
Date:	Tuesday, January 26, 2010	Sheet	4 of 42

17 M_A_DQ[63..0]
17 M_A_A[15..0]
17 M_A_DM[7..0]
17 M_A_DQS#[7..0]
17 M_A_DSQ[7..0]

18 M_B_DQ[63..0]
18 M_B_A[15..0]
18 M_B_DM[7..0]
18 M_B_DQS#[7..0]
18 M_B_DSQ[7..0]

ACPU1B

ACPU1C

M A A15 P30
M A A14 M29
M A A13 AG28
M A A12 P28
M A A11 T30
M A A10 AC28
M A A9 P27
M A A8 R26
M A A7 R27
M A A6 U28
M A A5 V30
M A A4 U27
M A A3 Y30
M A A2 AB29
M A A1 W29
M A A0 AC26

M B A15 P33
M B A14 P31
M B A13 AJ33
M B A12 T32
M B A11 T31
M B A10 AD32
M B A9 T33
M B A8 Y32
M B A7 U33
M B A6 V33
M B A5 V31
M B A4 W33
M B A3 Y31
M B A2 Y33
M B A1 Y29
M B A0 AC33

R29
AC29
AE28

R33
AD33
AE33

M A DQS7
M A DQS#7
M A DQS6
M A DQS#6
M A DQS5
M A DQS#5
M A DQS4
M A DQS#4
M A DQS3
M A DQS2
M A DQS#2
M A DQS1
M A DQS#1
M A DQS0

M B DQS7
M B DQS#7
M B DQS6
M B DQS#6
M B DQS5
M B DQS#5
M B DQS4
M B DQS#4
M B DQS3
M B DQS2
M B DQS#2
M B DQS1
M B DQS#1
M B DQS0

DDR III: CHANNEL A

DDR III: CHANNEL B

17 M_CLK_DDR0
17 M_CLK_DDR#0
17 M_CLK_DDR1
17 M_CLK_DDR#1

18 M_CLK_DDR2
18 M_CLK_DDR#2
18 M_CLK_DDR3
18 M_CLK_DDR#3

MA_CLK_H7
MA_CLK_L7
MA_CLK_H6
MA_CLK_L6
MA_CLK_H5
MA_CLK_L5
MA_CLK_H4
MA_CLK_L4
MA_CLK_H3
MA_CLK_L3
MA_CLK_H2
MA_CLK_L2
MA_CLK_H1
MA_CLK_L1
MA_CLK_H0
MA_CLK_L0

MA_CLK_H7
MA_CLK_L7
MA_CLK_H6
MA_CLK_L6
MA_CLK_H5
MA_CLK_L5
MA_CLK_H4
MA_CLK_L4
MA_CLK_H3
MA_CLK_L3
MA_CLK_H2
MA_CLK_L2
MA_CLK_H1
MA_CLK_L1
MA_CLK_H0
MA_CLK_L0

17 M_CKE1
17 M_CKE0

18 M_CKE3
18 M_CKE2

MA1_ODT1
MA1_ODT0
MA0_ODT1
MA0_ODT0

MA1_ODT1
MA1_ODT0
MA0_ODT1
MA0_ODT0

17 M_CS#1
17 M_CS#0

18 M_CS#3
18 M_CS#2

MA_RAS_L
MA_CAS_L
MA_WE_L

MA_RAS_L
MA_CAS_L
MA_WE_L

17 DDR3_DRAMRST_A#
17 PM_EXTT#0

18 DDR3_DRAMRST_B#
17,18 PM_EXTT#1

GENEVA-GP

GENEVA-GP

SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

2D5V
Iomax=0.2A


Place near to CPU

IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



HDT Connectors	
CPU_DBREQ#	1 TP109
CPU_DBRDY	1 TP102
CPU_TCK	1 TP105
CPU_TMS	1 TP106
CPU_TDI	1 TP107
CPU_TRST#	1 TP108
CPU_TDO	1 TP108





SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
Taipei Hsien 221, Taiwan, R.O.C.







Title **CPU_Control&Debug_(3/4)**

Size **A3** Document Number **SJV10-NL** Rev **-1**

Date: Tuesday, January 26, 2010 Sheet 6 of 42



BOTTOM SIDE DECOUPLING





DECOUPLING between CPU and DIMMs
PLACE CLOSE TO CPU AS POSSIBLE

10U x4 , .22 x5 , .1u x2 , .01u x1

It's required to add two 10uF/0603 size for CPU VDDIO_SUS, move 2x180pf from under CPU ballout by Beker, Ben.

SJV10-NL

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File CPU_Power_(4/4)	
Size A3	Document Number
SJV10-NL	
Date: Thursday, January 14, 2010	Sheet 7 of 42
Rev -1	



RS880M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

ATI-RS880M_HT LINK&PCIe(1/4)

File: **ATI-RS880M_HT LINK&PCIe(1/4)**

Size: A3 Document Number: **SJV10-NL** Rev: **-1**

Date: Tuesday, January 26, 2010 Sheet 8 of 42




Enables the Test Debug Bus using GPIO.

RS880M
 1 Disable
 0 Enable

RS880M: Enables Side port memory

RS880M:HSYNC#
 Selects if Memory SIDE PORT is available or not
 1 = Memory Side port Not available
 0 = Memory Side port available
 Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]



MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions

-1 Change R76,R78 to RN138. -1 Change R77,R79 to RN139.

CLOSE TO SDRAM

ANB1D






PAR 4 OF 6		
SPM_A0	AB12	MEM_A0
SPM_A1	AE16	MEM_A1
SPM_A2	Y11	MEM_A2
SPM_A3	AE15	MEM_A3
SPM_A4	AA12	MEM_A4
SPM_A5	AB16	MEM_A5
SPM_A6	AB14	MEM_A6
SPM_A7	AD13	MEM_A7
SPM_A8	AD15	MEM_A8
SPM_A9	AD15	MEM_A9
SPM_A10	AC16	MEM_A10
SPM_A11	AE13	MEM_A11
SPM_A12	AC14	MEM_A12
SPM_A13	Y14	MEM_A13
SPM_BA0	AD16	MEM_BA0
SPM_BA1	AE17	MEM_BA1
SPM_BA2	AD17	MEM_BA2
SPM_RAS#	W12	MEM_RAS#
SPM_CAS#	Y12	MEM_CAS#
SPM_WE#	AD12	MEM_WE#
SPM_CS#	AB13	MEM_CS#
SPM_CKE	AB18	MEM_CKE
SPM_ODT	V14	MEM_ODT
SPM_CLKP	W15	MEM_CKP
SPM_CLKN	W14	MEM_CKN
SPM_COMP_P	AE12	MEM_COMP_P
SPM_COMP_N	AD12	MEM_COMP_N

MEM_DQ0/DVO_VSYNC
MEM_DQ1/DVO_HSYNC
MEM_DQ2/DVO_DE
MEM_DQ3/DVO_D0
MEM_DQ4
MEM_DQ5/DVO_D1
MEM_DQ6/DVO_D2
MEM_DQ7/DVO_D4
MEM_DQ8/DVO_D3
MEM_DQ9/DVO_D5
MEM_DQ10/DVO_D6
MEM_DQ11/DVO_D7
MEM_DQ12
MEM_DQ13/DVO_D9
MEM_DQ14/DVO_D10
MEM_DQ15/DVO_D11

MEM_DQS0P/DVO_IDCKP
MEM_DQS0N/DVO_IDCKN
MEM_DQS1P
MEM_DQS1N
MEM_DM0
MEM_DM1/DVO_D8

MEM_DQS0P
MEM_DQS0N
MEM_DQS1P
MEM_DQS1N
MEM_DM0
MEM_DM1

IOPLLVD18
IOPLLVD1
IOPLLVD2
IOPLLVD3
IOPLLVD4
IOPLLVD5
IOPLLVD6
IOPLLVD7
IOPLLVD8
IOPLLVD9
IOPLLVD10
IOPLLVD11
IOPLLVD12
IOPLLVD13
IOPLLVD14
IOPLLVD15
IOPLLVD16
IOPLLVD17
IOPLLVD18
IOPLLVD19
IOPLLVD20
IOPLLVD21
IOPLLVD22
IOPLLVD23
IOPLLVD24
IOPLLVD25
IOPLLVD26
IOPLLVD27
IOPLLVD28
IOPLLVD29
IOPLLVD30
IOPLLVD31
IOPLLVD32
IOPLLVD33
IOPLLVD34
IOPLLVD35
IOPLLVD36
IOPLLVD37
IOPLLVD38
IOPLLVD39
IOPLLVD40
IOPLLVD41
IOPLLVD42
IOPLLVD43
IOPLLVD44
IOPLLVD45
IOPLLVD46
IOPLLVD47
IOPLLVD48
IOPLLVD49
IOPLLVD50
IOPLLVD51
IOPLLVD52
IOPLLVD53
IOPLLVD54
IOPLLVD55
IOPLLVD56
IOPLLVD57
IOPLLVD58
IOPLLVD59
IOPLLVD60
IOPLLVD61
IOPLLVD62
IOPLLVD63
IOPLLVD64
IOPLLVD65
IOPLLVD66
IOPLLVD67
IOPLLVD68
IOPLLVD69
IOPLLVD70
IOPLLVD71
IOPLLVD72
IOPLLVD73
IOPLLVD74
IOPLLVD75
IOPLLVD76
IOPLLVD77
IOPLLVD78
IOPLLVD79
IOPLLVD80
IOPLLVD81
IOPLLVD82
IOPLLVD83
IOPLLVD84
IOPLLVD85
IOPLLVD86
IOPLLVD87
IOPLLVD88
IOPLLVD89
IOPLLVD90
IOPLLVD91
IOPLLVD92
IOPLLVD93
IOPLLVD94
IOPLLVD95
IOPLLVD96
IOPLLVD97
IOPLLVD98
IOPLLVD99
IOPLLVD100



VR.1GB0G.004
2nd = VR.1GB0B.006
3rd = VR.1GB0T.002



SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS880M SIDE PORT(3/4)**

Size: A3 Document Number: **SJV10-NL** Rev: -1

Date: Wednesday, January 27, 2010 Sheet 10 of 42





300mil Width

1103

10A per ANT Rev1.1, Page3







Per check list (Rev 0.02)

RS780M: 1V ~ 1.1V, check PWR team








	HYNIX VR.1GB0G.004	SAMSUNG VR.1GB0B.006	ATI VR.1GB0T.002
VRAM_IDENT1	HIGH	LOW	HIGH
VRAM_IDENT2	LOW	HIGH	HIGH

SB820 CSL 25-35:* Note: If PCI interface is not used, then these balls can be used for alternate GPIO/GPO function or left not connected.






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Ati-SB820M PCIE&PCI (1/5)**
Size: A3 Document Number: **SJV10-NL** Rev: -1
Date: Monday, February 01, 2010 Sheet 12 of 42



Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

Pair	Device
0	USB1 (HS)
1	MINICARD1
2	NC
3	NC
4	Cardreader
5	USB2
6	USB3
7	Blue Tooth
8	NC
9	WECAM
10	NC
11	MINIC2 (3G sim)
12	MINIC2 (3G)
13	NC



SB820M-GP
71.SB820.M03

SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **ATI-SB820M USB&GPIO (2/5)**

Size: A3 Document Number: **SJV10-NL** Rev: -1

Date: Tuesday, January 26, 2010 Sheet 13 of 42

PLACE SATA AC DECOUPLING
CAPS CLOSE TO SB710


SATA HDD



SB820M-GP
71.SB820.M03


SJV10-NL

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ATi-SB820M SATA-FC (3/5)		
Size	Document Number	Rev
A3	SJV10-NL	-1
Date:	Tuesday, January 26, 2010	Sheet 14 of 42



Part 5 of 5


Y14	VSSIO_SATA	VSS	AJ2
Y16	VSSIO_SATA	VSS	A28
AB16	VSSIO_SATA	VSS	A2
AC14	VSSIO_SATA	VSS	E5
D23	VSSIO_SATA	VSS	E23
AE14	VSSIO_SATA	VSS	E25
AE9	VSSIO_SATA	VSS	E6
AF11	VSSIO_SATA	VSS	F24
AF13	VSSIO_SATA	VSS	N15
AF16	VSSIO_SATA	VSS	R13
AG8	VSSIO_SATA	VSS	R17
AH2	VSSIO_SATA	VSS	T10
AH11	VSSIO_SATA	VSS	P10
AH13	VSSIO_SATA	VSS	V11
AH16	VSSIO_SATA	VSS	U15
AJ7	VSSIO_SATA	VSS	M18
AJ11	VSSIO_SATA	VSS	V19
AJ13	VSSIO_SATA	VSS	M11
AJ16	VSSIO_SATA	VSS	L12
		VSS	L18
A9	VSSIO_USB	VSS	J7
B10	VSSIO_USB	VSS	P3
K11	VSSIO_USB	VSS	V4
B8	VSSIO_USB	VSS	AD6
D10	VSSIO_USB	VSS	AD4
D12	VSSIO_USB	VSS	AB7
D14	VSSIO_USB	VSS	AC9
D17	VSSIO_USB	VSS	V8
E9	VSSIO_USB	VSS	W9
F12	VSSIO_USB	VSS	W10
F14	VSSIO_USB	VSS	B29
F16	VSSIO_USB	VSS	U4
C9	VSSIO_USB	VSS	Y18
G11	VSSIO_USB	VSS	Y10
F18	VSSIO_USB	VSS	Y12
H12	VSSIO_USB	VSS	Y11
D9	VSSIO_USB	VSS	AA11
H14	VSSIO_USB	VSS	AA12
H16	VSSIO_USB	VSS	G4
H18	VSSIO_USB	VSS	J4
J11	VSSIO_USB	VSS	G8
J19	VSSIO_USB	VSS	G9
K12	VSSIO_USB	VSS	M12
K14	VSSIO_USB	VSS	AF25
K16	VSSIO_USB	VSS	H7
K18	VSSIO_USB	VSS	AD4
H19	VSSIO_USB	VSS	AH29
		VSS	V10
		VSS	P6
		VSS	N4
		VSS	L4
		VSS	L8
Y4	EFUSE		
D8	VSSAN_HWM		
M19	VSSXL	VSSPL_SYS	M20
P21	VSSIO_PCIECLK	VSSIO_PCIECLK	H23
P20	VSSIO_PCIECLK	VSSIO_PCIECLK	H26
M22	VSSIO_PCIECLK	VSSIO_PCIECLK	AA21
M24	VSSIO_PCIECLK	VSSIO_PCIECLK	AA23
M26	VSSIO_PCIECLK	VSSIO_PCIECLK	AB23
P22	VSSIO_PCIECLK	VSSIO_PCIECLK	AD23
P24	VSSIO_PCIECLK	VSSIO_PCIECLK	AA26
P26	VSSIO_PCIECLK	VSSIO_PCIECLK	AC26
T20	VSSIO_PCIECLK	VSSIO_PCIECLK	Y20
T22	VSSIO_PCIECLK	VSSIO_PCIECLK	W21
T24	VSSIO_PCIECLK	VSSIO_PCIECLK	W20
V20	VSSIO_PCIECLK	VSSIO_PCIECLK	AE26
J23	VSSIO_PCIECLK	VSSIO_PCIECLK	L21
		VSSIO_PCIECLK	K20







REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	




DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



Layout Note:
Place these Caps near SO-DIMM.




DDR3-204P-41-GP-U
62.10017.N41
2nd = 62.10017.P41





SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	DDR3 SODIMM2		
Size	Document Number	SJV10-NL	
Custom			
Date:	Tuesday, January 26, 2010	Sheet	17 of 42
Rev			-1



REVERSE TYPE



Note: SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA

SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3 SODIMM1**

Size Custom Document Number **SJV10-NL** Rev -1


Date: Friday, January 29, 2010 Sheet 18 of 42

SB Change P/N from 20.F1093.040 to 20.F1703.040





CCD Pin	
Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	NC

D MIC Pin	
Pin	Symbol
1	DMIC_DAT
2	3D3V_S0_DMIC
3	DMIC_CLK
4	GND



-1 Add C310, Reserve RFC19,RFC22 by RF request.



SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title **LCD Conn**

Size A3	Document Number SJV10-NL	Rev -1
---------	---------------------------------	---------------

Date: Sunday, January 31, 2010 Sheet 19 of 42

Layout Note:
Place these resistors
close to the CRT-out
connector




Ferrite bead impedance: 10 ohm@100MHz


SB Change R859 from 150-ohm to 140-ohm

SB change capacity from 6.8pF (78.6R864.1FL) to 5.6pF (78.5R674.1FL)

Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




Hsync & Vsync level shift







For System CRT

DDC_CLK & DATA level shift



CRT I/F & CONNECTOR







HDMI CONNECTOR






SJV10-NL

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDMI conn	
Size A3	Document Number SJV10-NL
Date: Tuesday, February 02, 2010	Sheet 21 of 42
	Rev -1




Internal Speaker







-1 Add reserved R875, change pull high to 3D3V_S5.




公板LED1 Link
LED0 Active




SB 2nd source change from 82.30005.C51 to 82.30020.A31
Change C540 from 27pF to 18pF
Change C541 from 27pF to 45pF



-1 Change C541 to 18pF.



Analog 1.7V



SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN AR8151**






Size A3 Document Number: **SJV10-NL** Rev: **-1**

Date: Tuesday, January 26, 2010 Sheet 23 of 42

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

LAN Connector

Change 單顆 GIGA Lan Transformer



SJV10-NL


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LAN CONN


Size A3 Document Number SJV10-NL Rev -1

Date: Tuesday, January 26, 2010 Sheet 24 of 42

Conn<-----KBC
SYSTEM LED
(BLUE/ORANGE)




5 IN1 CARD-READER




C51,C52,C53 near CARD1 pin23, Pin14, Pin33

SB change P/N to 20.10087.011

-1 change Card1 P/N to 62.10024.B41




SB Change LED portion connection



By Module (LED Flash)
WLAN_LED High
LED Always On
WLAN_LED Low
WLAN_TEST_LED High
Factory test use
WLAN_TEST_LED High

-1 Change 3G LED portion circuit



for factory test

LED Function


NUM LED
(BLUE)




CAP LED
(BLUE)



HDD LED
(BLUE)




Power Button




Mini Card Connector(WLAN)


Support debug-card




Place near MIN11




Mini Card Connector(3G)



Place near MINIC2




SIM Card




SJV10-NL		緯創資通 Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehsh, Taipei Hsien 221, Taiwan, R.O.C.	
File	MINI Conn		
Size	Document Number	SJV10-NL	Rev
Custom			-1
Date:	Tuesday, January 26, 2010	Sheet	26 of 42

Aux Power 3D3V_AUX_S5




Run Power



<p>SJV10-NL</p> <p>緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title</p> <p>RUN AND AUX POWER</p>		
Size	Document Number	Rev
A3	SJV10-NL	-1
Date:	Sunday, January 31, 2010	Sheet 27 of 42

CPU FAN Connector




DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal/Fan Conn

Size Custom	Document Number SJV10-NL	Rev -1
Date: Wednesday, January 27, 2010		Sheet 28 of 42



PCB Version
 Pull-Low 10K
 Pull-High 1K
 SA 10K
 SB 10K
 -1 10K

SB Change PCB version pull high from 3D3V_AUX_S5 to 3D3V_S5

SB Del X4, C376, C378, R208, R206

SB Del WIRELESS_BTN# and 3G_BTN#


-1 Change GPIO71 reserve for 60W adaptor.

SB Add net RSMRST# in RN32 for damping BJT.

84.T3906.A11
 2nd = 84.03906.U11

Internal Keyboard Connector

-1 Change 20.K0246.024 to 20.K0391.024



2nd = 20.K0320.024

Check 漏電分

FOR KBC DEBUG


SJV10-NL

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC NPCE781B**


Size	Document Number	Rev
Custom	SJV10-NL	-1

Date: Monday, February 01, 2010 Sheet 29 of 42




SB Change U19 from 4MB to 2MB
(72.25165.A01, 72.25Q16.001).

16M Bits
SPI FLASH ROM




-1 Add EC23, EC24 10pF
(78.10034.1FL) by RF request.

GOLDEN FINGER FOR DEBUG BOARD




-1 Change DB1 to test pads.


SJV10-NL

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BIOS	
Size Custom	Document Number SJV10-NL
Rev -1	


Cover Up Switch




BLUETOOTH MODULE




TOUCH PAD





USB MODULE




USB Connector




LINE OUT 不要選用有鐵殼的




SATA Connector




MIC IN change 22.10088.I71




ISL62883 VCC_CORE




TPS51123 5V/3D3V




RT9026 0D75V_S0




RT9025 1D8V




RT9025 1D5V




Charger BQ24745



Adapter




RT8209B 1D05V



SJV10-NL

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title Power Block Diagram			
Size	Document Number	SJV10-NL	
		Sheet	-1
Date: Tuesday, January 05, 2010	Sheet	32	of 42




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsein 221, Taiwan, R.O.C.

Title: **CPU Vcore ISL6265HR**


Size: A3	Document Number: SJV10-NL	Rev: -1
----------	----------------------------------	---------

Date: Friday, January 29, 2010 Sheet 33 of 42



-1 Reserve RFC26 by RF request.

-1 Reserve RFC27 by RF request.



Iomax=5A
OCP>7.5A

Iomax=5.5A
OCP>9A

-1 Add C430 7pF (78.47034.1FL) by RF request.

-1 Add C431 47pF (78.47034.1FL) by RF request.

-1 change R266 to short pad

Close to VFB Pin (pin5)

-1 change R271, R274 to short pad

-1 Add EC48 47pF (78.47034.1FL) by RF request.

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **RT8223 5V/3D3V**

Size: Document Number

Date: Sunday, January 31, 2010


Sheet 34 of 42

Rev -1




RT9026 for DDR_VREF_S3_1

DDR_VREF_S3




RT8209E for 1D1V_S5



1.8V_S0

1.8V 1A Regulator




SJV10-NL

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title RT8209E 1D1V/LDO 1D8V		
Size	Document Number	Rev
	SJV10-NL	-1
Date: Tuesday, January 26, 2010	Sheet 36	of 42

RT9025 for 1D1V_S5



$$V_o = 0.8 * ((R1+R2) / R2)$$

$$= 0.8 * ((6.2K+16.2K) / 16.2K) = 1.106V$$



$$V_o = 0.8 * (1 + (R1/R2))$$

-1 Reserve RFC28~RFC30, RFC37~RFC42, RFC44, RFC45 by RF request.

20090713 WAYNE

20090713 WAYNE

-1 Reserve RFC14,RFC16-RFC18 by RF request.

20091202WAYNE

20091008

SA 0622

SA 0622

SA 0626

SB Change U48 from 74.88731.C73 to 74.88731.B73, (SA POM already 74.88731.B73 use).


AC_IN# to KBC

AC_IN# <<<

DY

-1 Add EC45 0.1uF (78.10491.4FL) by RF request.

SB Requested by EMI placed.




SJV10-NL

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL88731A CHARGER**

Size: Document Number	Rev: -1
SJV10-NL	
Date: Sunday, January 31, 2010	Sheet 38 of 42

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




-1 change R328 to short pad


UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
AD / BATT CONN		
Size	Document Number	Rev
	SJV10-NL	-1



MB HOLE




MINI CARD BOSS



CPU NB BOSS




SPRING



-1 Add SPR1 for RTC battery.

-1 Change H19 shape


SB Add H22, H23, H24 for ME request.



SJV10-NL


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI/Spring/Boss	
Size	Document Number
SJV10-NL	
Date: Wednesday, January 27, 2010	Sheet 40 of 42
Rev	-1

Check test point



Test Point放在Dimm Door打開可量測處

SJV10-NL

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AFTE_TP	
Size	Document Number
SJV10-NL	
Date: Tuesday, January 26, 2010	Sheet 41 of 42
Rev -1	

- SB Change notice:
- Change C344 from 10uF to 0.1uF for anti pop noise.(Page 22)
 - Change U48 circuit from 74.88731.C73 to 74.88731.B73 ,(SA BOM already 74.88731.B73 used.).(Page 38)
 - SWAP TPCN1pin arrangement.(Page 31)
 - Change U19 to 2MB(72.25165.A01, 72.25016.A01).(Page 30)
 - X1 need to change to the same as JV10-CS (82.30005.A51).(Page 3)
 - Del X4,C376,C378,R208,R206 ,R829 change to placed.(Page 28,29)
 - Add G122 (Page 12).
 - Add net RSMRST# in RN32 for damping BJT.(Page 29)
 - X5 2nd source change from 82.30005.C51 to 82.30020.A31,Change C540 from 27pF to 18pF,Change C541 from 27pF to 15pF (page 29)
 - R272 change to dummy.(Page 34)
 - Change R43 from Dummy to 1M ohm.(Page 12)
 - Del R285, Add R852,R853 for pull high to 1D1V_PWR and 1D5V_PWR.(Page 35,36)
 - Change RN30 form page31 to page 22.
 - Add D28 for thermal trigger S5 shutdown.(Page 28)
 - Del net RSMRST# SB pull high , Change S5_PWR_GD pull high from R261 to RN43.(Page 13)
 - Change pin arrangement to same as -CS, move cover SW to MB,Del WIRELESS_BTN# and 3G_BTN#.(Page 29,31)
 - Change PCB version pull high from 3D3V_AUX_S5 to 3D3V_S5,R836 1K change to 2K (page29).
 - Change GPIO16 net name from ALL_LED_OFF to WLAN_LED .(page29)
 - Change C558 1000pF P/N form 78.1022S.24L to 78.1022S.L1L.(page24)
 - Change capacity from 6.8pF (78.6R864.1FL) to 5.6pF (78.5R674.1FL)(page20).
 - Change net PCLK_PWH to LPPCLK0_R change net PCLK_KBC to LPPCLK1_R(page16).
 - Change R180,R104,Q4 to placed(page27).
 - Change P/N from 20.F1416.022 to 62.10065.241(page31).
 - Add D29 for surge prevent.(page29)
 - Change Mini card 3G pin41 from 5V_S5 to NC.(page26).
 - Add C598 for solve CRT flicker issue (page9).
 - Change R859 from 150 ohm to 140 ohm (page20).
 - Add H22,H23,H24 for ME request. (page40).
 - Del net E51 RxD ,E51 TxD (page26).
 - Change R71 from bead 470 ohm to RES 3.9 ohm(page9).
 - Del D25.(page31).
 - Add RTC charge circuit.(page12).
 - EC42,EC43 requested by EMI placed.(page38).
 - Change LCD1 P/N from 20.F1093.040 to 20.F1703.040(page19).
 - Change net PM_SLP_S4# to PM_SLP_S3#.(page35).
 - Add EC32,EC33,R862,R863 for anti-headphone pop noise.(page31)
 - Change C189 to 22pF, C190 to 15pF.(page12)
 - Change TC15 to dummy.(page31)

- 1 change notices:
- Change R91,R92 to RN132,R27,R30 to RN133,R34-R36 to RN134.(Page 3)
 - DY C35,C42,C80,Change C36,C43,C569,C79 to 22uF.(Page 7)
 - Change R60,R62 to RN136.(Page 9)
 - Change R84,R85 to RN137,R76,R78 to RN138,R22,R79 to RN139.DY C139,Change C140 to 22uF.(Page 10)
 - Change R89,R88 to RN140.(Page 12)
 - Change R133,R135,R136,R128 to RN141,R138,R139 to RN142.(Page 16)
 - Change C266,C281 to dummy.(Page 17)
 - Change C287,C293,C302 to dummy.(Page 18)
 - Change R16 to short PAD.(Page 19)
 - Change C532 to dummy.(Page 23)
 - Change C331,C400,C361,C363 to dummy,change R832,R833 to RN143.(Page 24)
 - Change C357 to dummy.(Page 26)
 - Change R844,R847 to short pad.(Page 28)
 - Add reserved R865, change pull high to 3D3V_S5.(Page 23)
 - Change 10u/25V(78.10622.51L)to 4.7u/25V(78.47522.51L)(Page 19)
 - Change C483,C423,C487,C490,C491,C493. 10u/25V(78.10622.51L)to 4.7u/25V(78.47522.51L)(Page 34,38)
 - Change USB_CN1 20.K0234.020 to 20.K0359.020 (Page 31)
 - Change KB1 20.K0246.024 to 20.K0391.024(Page 29)
 - Change R234 to short pad.(Page 33)
 - Change R266,R271,R274 to short pads.(Page 34)
 - Change R328 to short pad.(Page 39)
 - Change 3G_LED portion circuit.(Page 26)
 - Change R166 to reserved D21.(Page 22)
 - Change 抽屜上接觸異面.(Page 31)
 - Add SPR1 for RTC battery.(Page 40)
 - Add VRAM identify pins.(Page 12)
 - Change EC32,EC33 to 100pF,add EC30,EC31 for anti-headphone pop noise(Page 31)
 - Change GPIO71 reserve for 60W adaptor.(Page 29)
 - Reserve EC47 for EMI issue.(Page 13)
 - Change DB1 to test pads.(Page 30)
 - Change C12,C20,C193 to 12pF,C541 to 18pF.(Page 3,12,23)
 - Add R335,EC74-EC79 for AGND connect.(Page 22)
 - Change Card1 P/N to 62.10024.B41(Page 25)
 - Change 10u/25V(78.10622.51L)to 10u/16V(78.10621.52L)(Page 19)
 - Change SATA1 P/N from 62.10065.241 to 62.10065.E51.(Page 31)
 - Add F4,D25 for ESD function.(Page 21)
 - Reserve C310,RFC1,RFC11,RFC14,RFC16-RFC19,RFC22,RFC24-RFC30,RFC37-RFC42,RFC44-RFC48 by RF request.(Page 3,18,19)

SJV10-NL

緯創資通		Wistron Corporation	
		<small>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
Modify History			
Size	Document Number	SJV10-NL	Rev
A3			-1
Date: Sunday, January 31, 2010		Sheet 42	of 42