


SJV50-PU Block Diagram



PCB Layer Stackup

L1: Signal 1
 L2: VCC
 L3: Inner Signal 2
 L4: Inner Signal 3
 L5: GND
 L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	1D1V_S0 1D2V_S0 1D8V_S3

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5 3D3V_S0 3D3V_S0	1D2V_S5 2D5V_S0 1D5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

SJV50

wistron

Wistron Incorporated
 21F, 88, Hsin Tai Wu Rd
 Hsichih, Taipei

File
 BLOCK DIAGRAM

Size
 A3
 Document Number
SJV50-PU

Date: Wednesday, February 25, 2009

Sheet 1 of 59

Rev
 -1

PCIE

PCIE0	LAN
PCIE1	MINICARD1
PCIE2	MINICARD2
PCIE3	

USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB1
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB3

⇒ OCP2#
⇒ OCP1#

⇒ OCP0#

SJV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB&PCIE ROUTING


Size
A3

Document Number
SJV50-PU



Rev
1

Date: Wednesday, February 25, 2009


Sheet 2 of 59





- | Clock chip has internal serial terminations
- | for differential pairs, external resistors are
- | reserved for debug purpose.




TPAD14-GP
TPAD14-GP CLKREQ# Internal
TPAD14-GP
TPAD14-GP pull high



20090106 SB modify



20090107_SB modify



	OSC_14M_NB
RS780M	1.1V 158R/90.9M

NB CLOCK INPUT TABLE


NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTP
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* RS780 can be used as clock buffer to output two PCIE reference clocks
By default, chip will configured as input mode. BIOS can program it to output mode.




SEL_SATA REF1	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_HTT66 REF0	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_27 REF2	1*	27 MHz 3.3V single ended enable
	0	100 MHz spreading differential SRC clock

CPU_CLK(200MHz)




For SB710




SA 20081106

Placement note:
10ux1, 4.7ux1, 0.22ux1, 180px1 for each group



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P2	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P3	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P4	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P5	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P6	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V
S0.C0.P7	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	VID_VDD Max	2	1.125 V






SKT-CPU638P-GP-U2
62.10055.111 2ND = 62.10040.471

SKT - BGA638H176

SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Placement note:
4.7ux2,0.22ux1,180px1 for each group
Place near to CPU



17	MEM_MA_DATA0	17	MEM_MA_DATA0
17	MEM_MA_DATA1	17	MEM_MA_DATA1
17	MEM_MA_DATA2	17	MEM_MA_DATA2
17	MEM_MA_DATA3	17	MEM_MA_DATA3
17	MEM_MA_DATA4	17	MEM_MA_DATA4
17	MEM_MA_DATA5	17	MEM_MA_DATA5
17	MEM_MA_DATA6	17	MEM_MA_DATA6
17	MEM_MA_DATA7	17	MEM_MA_DATA7
17	MEM_MA_DATA8	17	MEM_MA_DATA8
17	MEM_MA_DATA9	17	MEM_MA_DATA9
17	MEM_MA_DATA10	17	MEM_MA_DATA10
17	MEM_MA_DATA11	17	MEM_MA_DATA11
17	MEM_MA_DATA12	17	MEM_MA_DATA12
17	MEM_MA_DATA13	17	MEM_MA_DATA13
17	MEM_MA_DATA14	17	MEM_MA_DATA14
17	MEM_MA_DATA15	17	MEM_MA_DATA15
17	MEM_MA_DATA16	17	MEM_MA_DATA16
17	MEM_MA_DATA17	17	MEM_MA_DATA17
17	MEM_MA_DATA18	17	MEM_MA_DATA18
17	MEM_MA_DATA19	17	MEM_MA_DATA19
17	MEM_MA_DATA20	17	MEM_MA_DATA20
17	MEM_MA_DATA21	17	MEM_MA_DATA21
17	MEM_MA_DATA22	17	MEM_MA_DATA22
17	MEM_MA_DATA23	17	MEM_MA_DATA23
17	MEM_MA_DATA24	17	MEM_MA_DATA24
17	MEM_MA_DATA25	17	MEM_MA_DATA25
17	MEM_MA_DATA26	17	MEM_MA_DATA26
17	MEM_MA_DATA27	17	MEM_MA_DATA27
17	MEM_MA_DATA28	17	MEM_MA_DATA28
17	MEM_MA_DATA29	17	MEM_MA_DATA29
17	MEM_MA_DATA30	17	MEM_MA_DATA30
17	MEM_MA_DATA31	17	MEM_MA_DATA31
17	MEM_MA_DATA32	17	MEM_MA_DATA32
17	MEM_MA_DATA33	17	MEM_MA_DATA33
17	MEM_MA_DATA34	17	MEM_MA_DATA34
17	MEM_MA_DATA35	17	MEM_MA_DATA35
17	MEM_MA_DATA36	17	MEM_MA_DATA36
17	MEM_MA_DATA37	17	MEM_MA_DATA37
17	MEM_MA_DATA38	17	MEM_MA_DATA38
17	MEM_MA_DATA39	17	MEM_MA_DATA39
17	MEM_MA_DATA40	17	MEM_MA_DATA40
17	MEM_MA_DATA41	17	MEM_MA_DATA41
17	MEM_MA_DATA42	17	MEM_MA_DATA42
17	MEM_MA_DATA43	17	MEM_MA_DATA43
17	MEM_MA_DATA44	17	MEM_MA_DATA44
17	MEM_MA_DATA45	17	MEM_MA_DATA45
17	MEM_MA_DATA46	17	MEM_MA_DATA46
17	MEM_MA_DATA47	17	MEM_MA_DATA47
17	MEM_MA_DATA48	17	MEM_MA_DATA48
17	MEM_MA_DATA49	17	MEM_MA_DATA49
17	MEM_MA_DATA50	17	MEM_MA_DATA50
17	MEM_MA_DATA51	17	MEM_MA_DATA51
17	MEM_MA_DATA52	17	MEM_MA_DATA52
17	MEM_MA_DATA53	17	MEM_MA_DATA53
17	MEM_MA_DATA54	17	MEM_MA_DATA54
17	MEM_MA_DATA55	17	MEM_MA_DATA55
17	MEM_MA_DATA56	17	MEM_MA_DATA56
17	MEM_MA_DATA57	17	MEM_MA_DATA57
17	MEM_MA_DATA58	17	MEM_MA_DATA58
17	MEM_MA_DATA59	17	MEM_MA_DATA59
17	MEM_MA_DATA60	17	MEM_MA_DATA60
17	MEM_MA_DATA61	17	MEM_MA_DATA61
17	MEM_MA_DATA62	17	MEM_MA_DATA62
17	MEM_MA_DATA63	17	MEM_MA_DATA63

17	MEM_MA_DM0	17	MEM_MA_DM0
17	MEM_MA_DM1	17	MEM_MA_DM1
17	MEM_MA_DM2	17	MEM_MA_DM2
17	MEM_MA_DM3	17	MEM_MA_DM3
17	MEM_MA_DM4	17	MEM_MA_DM4
17	MEM_MA_DM5	17	MEM_MA_DM5
17	MEM_MA_DM6	17	MEM_MA_DM6
17	MEM_MA_DM7	17	MEM_MA_DM7

17	MEM_MA_DQS0_P	17	MEM_MA_DQS0_P
17	MEM_MA_DQS0_N	17	MEM_MA_DQS0_N
17	MEM_MA_DQS1_P	17	MEM_MA_DQS1_P
17	MEM_MA_DQS1_N	17	MEM_MA_DQS1_N
17	MEM_MA_DQS2_P	17	MEM_MA_DQS2_P
17	MEM_MA_DQS2_N	17	MEM_MA_DQS2_N
17	MEM_MA_DQS3_P	17	MEM_MA_DQS3_P
17	MEM_MA_DQS3_N	17	MEM_MA_DQS3_N
17	MEM_MA_DQS4_P	17	MEM_MA_DQS4_P
17	MEM_MA_DQS4_N	17	MEM_MA_DQS4_N
17	MEM_MA_DQS5_P	17	MEM_MA_DQS5_P
17	MEM_MA_DQS5_N	17	MEM_MA_DQS5_N
17	MEM_MA_DQS6_P	17	MEM_MA_DQS6_P
17	MEM_MA_DQS6_N	17	MEM_MA_DQS6_N
17	MEM_MA_DQS7_P	17	MEM_MA_DQS7_P
17	MEM_MA_DQS7_N	17	MEM_MA_DQS7_N

G12	MA_DATA0	G12	MA_DATA0
F12	MA_DATA1	F12	MA_DATA1
H14	MA_DATA2	H14	MA_DATA2
G14	MA_DATA3	G14	MA_DATA3
H11	MA_DATA4	H11	MA_DATA4
C13	MA_DATA5	C13	MA_DATA5
E13	MA_DATA6	E13	MA_DATA6
H15	MA_DATA7	H15	MA_DATA7
E15	MA_DATA8	E15	MA_DATA8
E17	MA_DATA9	E17	MA_DATA9
H17	MA_DATA10	H17	MA_DATA10
E14	MA_DATA11	E14	MA_DATA11
F14	MA_DATA12	F14	MA_DATA12
C17	MA_DATA13	C17	MA_DATA13
G17	MA_DATA14	G17	MA_DATA14
G18	MA_DATA15	G18	MA_DATA15
C19	MA_DATA16	C19	MA_DATA16
D22	MA_DATA17	D22	MA_DATA17
E20	MA_DATA18	E20	MA_DATA18
E18	MA_DATA19	E18	MA_DATA19
F18	MA_DATA20	F18	MA_DATA20
B22	MA_DATA21	B22	MA_DATA21
C23	MA_DATA22	C23	MA_DATA22
F20	MA_DATA23	F20	MA_DATA23
H24	MA_DATA24	H24	MA_DATA24
H24	MA_DATA25	H24	MA_DATA25
J19	MA_DATA26	J19	MA_DATA26
E21	MA_DATA27	E21	MA_DATA27
E22	MA_DATA28	E22	MA_DATA28
H20	MA_DATA29	H20	MA_DATA29
H22	MA_DATA30	H22	MA_DATA30
Y24	MA_DATA31	Y24	MA_DATA31
AB24	MA_DATA32	AB24	MA_DATA32
AB22	MA_DATA33	AB22	MA_DATA33
AA21	MA_DATA34	AA21	MA_DATA34
W22	MA_DATA35	W22	MA_DATA35
W21	MA_DATA36	W21	MA_DATA36
Y22	MA_DATA37	Y22	MA_DATA37
AA22	MA_DATA38	AA22	MA_DATA38
Y20	MA_DATA39	Y20	MA_DATA39
AA20	MA_DATA40	AA20	MA_DATA40
AA18	MA_DATA41	AA18	MA_DATA41
AB18	MA_DATA42	AB18	MA_DATA42
AD21	MA_DATA43	AD21	MA_DATA43
AD19	MA_DATA44	AD19	MA_DATA44
Y18	MA_DATA45	Y18	MA_DATA45
AD17	MA_DATA46	AD17	MA_DATA46
W16	MA_DATA47	W16	MA_DATA47
W14	MA_DATA48	W14	MA_DATA48
Y14	MA_DATA49	Y14	MA_DATA49
AB17	MA_DATA50	AB17	MA_DATA50
AB15	MA_DATA51	AB15	MA_DATA51
AD15	MA_DATA52	AD15	MA_DATA52
AB13	MA_DATA53	AB13	MA_DATA53
Y12	MA_DATA54	Y12	MA_DATA54
W11	MA_DATA55	W11	MA_DATA55
AB14	MA_DATA56	AB14	MA_DATA56
AA14	MA_DATA57	AA14	MA_DATA57
AB12	MA_DATA58	AB12	MA_DATA58
AA12	MA_DATA59	AA12	MA_DATA59

E12	MA_DM0	E12	MA_DM0
C15	MA_DM1	C15	MA_DM1
E19	MA_DM2	E19	MA_DM2
F24	MA_DM3	F24	MA_DM3
AC24	MA_DM4	AC24	MA_DM4
Y19	MA_DM5	Y19	MA_DM5
AB16	MA_DM6	AB16	MA_DM6
Y13	MA_DM7	Y13	MA_DM7

G13	MA_DQS0_H0	G13	MA_DQS0_H0
H13	MA_DQS0_L0	H13	MA_DQS0_L0
G16	MA_DQS0_H1	G16	MA_DQS0_H1
G15	MA_DQS0_L1	G15	MA_DQS0_L1
C21	MA_DQS0_H2	C21	MA_DQS0_H2
G21	MA_DQS0_L2	G21	MA_DQS0_L2
G22	MA_DQS0_H3	G22	MA_DQS0_H3
G21	MA_DQS0_L3	G21	MA_DQS0_L3
AD23	MA_DQS0_H4	AD23	MA_DQS0_H4
AB19	MA_DQS0_L4	AB19	MA_DQS0_L4
AB20	MA_DQS0_H5	AB20	MA_DQS0_H5
Y15	MA_DQS0_L5	Y15	MA_DQS0_L5
W15	MA_DQS0_H6	W15	MA_DQS0_H6
W12	MA_DQS0_L6	W12	MA_DQS0_L6
W13	MA_DQS0_H7	W13	MA_DQS0_H7
	MA_DQS0_L7		MA_DQS0_L7


ACPU1C	MEM_DATA	MEM_DATA	MEM_DATA
MA_DATA0	MB_DATA0	MA_DATA0	MB_DATA0
MA_DATA1	MB_DATA1	MA_DATA1	MB_DATA1
MA_DATA2	MB_DATA2	MA_DATA2	MB_DATA2
MA_DATA3	MB_DATA3	MA_DATA3	MB_DATA3
MA_DATA4	MB_DATA4	MA_DATA4	MB_DATA4
MA_DATA5	MB_DATA5	MA_DATA5	MB_DATA5
MA_DATA6	MB_DATA6	MA_DATA6	MB_DATA6
MA_DATA7	MB_DATA7	MA_DATA7	MB_DATA7
MA_DATA8	MB_DATA8	MA_DATA8	MB_DATA8
MA_DATA9	MB_DATA9	MA_DATA9	MB_DATA9
MA_DATA10	MB_DATA10	MA_DATA10	MB_DATA10
MA_DATA11	MB_DATA11	MA_DATA11	MB_DATA11
MA_DATA12	MB_DATA12	MA_DATA12	MB_DATA12
MA_DATA13	MB_DATA13	MA_DATA13	MB_DATA13
MA_DATA14	MB_DATA14	MA_DATA14	MB_DATA14
MA_DATA15	MB_DATA15	MA_DATA15	MB_DATA15
MA_DATA16	MB_DATA16	MA_DATA16	MB_DATA16
MA_DATA17	MB_DATA17	MA_DATA17	MB_DATA17
MA_DATA18	MB_DATA18	MA_DATA18	MB_DATA18
MA_DATA19	MB_DATA19	MA_DATA19	MB_DATA19
MA_DATA20	MB_DATA20	MA_DATA20	MB_DATA20
MA_DATA21	MB_DATA21	MA_DATA21	MB_DATA21
MA_DATA22	MB_DATA22	MA_DATA22	MB_DATA22
MA_DATA23	MB_DATA23	MA_DATA23	MB_DATA23
MA_DATA24	MB_DATA24	MA_DATA24	MB_DATA24
MA_DATA25	MB_DATA25	MA_DATA25	MB_DATA25
MA_DATA26	MB_DATA26	MA_DATA26	MB_DATA26
MA_DATA27	MB_DATA27	MA_DATA27	MB_DATA27
MA_DATA28	MB_DATA28	MA_DATA28	MB_DATA28
MA_DATA29	MB_DATA29	MA_DATA29	MB_DATA29
MA_DATA30	MB_DATA30	MA_DATA30	MB_DATA30
MA_DATA31	MB_DATA31	MA_DATA31	MB_DATA31
MA_DATA32	MB_DATA32	MA_DATA32	MB_DATA32
MA_DATA33	MB_DATA33	MA_DATA33	MB_DATA33
MA_DATA34	MB_DATA34	MA_DATA34	MB_DATA34
MA_DATA35	MB_DATA35	MA_DATA35	MB_DATA35
MA_DATA36	MB_DATA36	MA_DATA36	MB_DATA36
MA_DATA37	MB_DATA37	MA_DATA37	MB_DATA37
MA_DATA38	MB_DATA38	MA_DATA38	MB_DATA38
MA_DATA39	MB_DATA39	MA_DATA39	MB_DATA39
MA_DATA40	MB_DATA40	MA_DATA40	MB_DATA40
MA_DATA41	MB_DATA41	MA_DATA41	MB_DATA41
MA_DATA42	MB_DATA42	MA_DATA42	MB_DATA42
MA_DATA43	MB_DATA43	MA_DATA43	MB_DATA43
MA_DATA44	MB_DATA44	MA_DATA44	MB_DATA44
MA_DATA45	MB_DATA45	MA_DATA45	MB_DATA45
MA_DATA46	MB_DATA46	MA_DATA46	MB_DATA46
MA_DATA47	MB_DATA47	MA_DATA47	MB_DATA47
MA_DATA48	MB_DATA48	MA_DATA48	MB_DATA48
MA_DATA49	MB_DATA49	MA_DATA49	MB_DATA49
MA_DATA50	MB_DATA50	MA_DATA50	MB_DATA50
MA_DATA51	MB_DATA51	MA_DATA51	MB_DATA51
MA_DATA52	MB_DATA52	MA_DATA52	MB_DATA52
MA_DATA53	MB_DATA53	MA_DATA53	MB_DATA53
MA_DATA54	MB_DATA54	MA_DATA54	MB_DATA54
MA_DATA55	MB_DATA55	MA_DATA55	MB_DATA55
MA_DATA56	MB_DATA56	MA_DATA56	MB_DATA56
MA_DATA57	MB_DATA57	MA_DATA57	MB_DATA57
MA_DATA58	MB_DATA58	MA_DATA58	MB_DATA58
MA_DATA59	MB_DATA59	MA_DATA59	MB_DATA59
MA_DATA60	MB_DATA60	MA_DATA60	MB_DATA60
MA_DATA61	MB_DATA61	MA_DATA61	MB_DATA61
MA_DATA62	MB_DATA62	MA_DATA62	MB_DATA62
MA_DATA63	MB_DATA63	MA_DATA63	MB_DATA63



SKT-CPU638P-GP-U2
62.10055.111

2ND = 62.10055.251

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		CPU (2 of 4)	
Size	Document Number	SJY50-PU	Rev
Date: Wednesday, February 25, 2009		Sheet	5 of 59





RS780M Display Port Support(muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1




LAN
MINICARD1
MINICARD2


A-LINK

LAN
MINICARD1
MINICARD2





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.




0.6A per ANT Rev1.1, Page3









0.45A per ANT Rev1.1, Page3




0.6A per ANT Rev1.1, Page3










0.45A per ANT Rev1.1, Page3




0.6A per ANT Rev1.1, Page3







0.45A per ANT Rev1.1, Page3




0.6A per ANT Rev1.1, Page3





0.45A per ANT Rev1.1, Page3




0.6A per ANT Rev1.1, Page3







0.45A per ANT Rev1.1, Page3



0.6A per ANT Rev1.1, Page3






0.45A per ANT Rev1.1, Page3




0.6A per ANT Rev1.1, Page3











0.45A per ANT Rev1.1, Page3














0.6A per ANT Rev1.1, Page3



0.45A per ANT Rev1.1, Page3





Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB3
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB1

OC2#
OC1#
OC0#

SB_GPO16 15
SB_GPO17 15


Strap Pin / define to use LPC or SPI ROM

SB700 (2 of 5)

SB700 (2 of 5)

SB700 (2 of 5)

SB700 (2 of 5)



SJV50


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title SB700 (3 of 5)
Size Document Number Rev -1
Date: Wednesday, February 25, 2009 Sheet 13 of 59


Delete DY Parts

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCl_LoM CLK_PCl4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17 , SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

DDR2 SOCKET_2 (9.2mm)

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor




Do not share the Term resistor between the DDR address and Control Signals.

Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor





Place these Caps near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION



Place C2.2uF and 0.1uF < 500mils from DDR connector

Figure 10: LCD pin connections for the SRN03-7 module.

The diagram illustrates the pin connections for the SRN03-7 module, showing the LCD pin, the module pin, and the module pin name for four different LCD configurations.

Configuration 1: 4-bit parallel LCD (RN3)

LCD Pin	Module Pin	Module Pin Name
LCD_TXACLK+	1	GMCH_TXACLK+ 9
LCD_TXACLK-	2	GMCH_TXACLK- 9
LCD_TXBCLK+	3	GMCH_TXBCLK+ 9
LCD_TXBCLK-	4	GMCH_TXBCLK- 9

Configuration 2: 4-bit parallel LCD with TXAOUT (RN9)

LCD Pin	Module Pin	Module Pin Name
LCD_TXAOUT1+	1	GMCH_TXAOUT1+ 9
LCD_TXAOUT1-	2	GMCH_TXAOUT1- 9
LCD_TXAOUT0+	3	GMCH_TXAOUT0+ 9
LCD_TXAOUT0-	4	GMCH_TXAOUT0- 9

Configuration 3: 4-bit parallel LCD with TXBOUT (RN5)

LCD Pin	Module Pin	Module Pin Name
LCD_TXAOUT2+	1	GMCH_TXAOUT2+ 9
LCD_TXAOUT2-	2	GMCH_TXAOUT2- 9
LCD_TXBOUT2+	3	GMCH_TXBOUT2+ 9
LCD_TXBOUT2-	4	GMCH_TXBOUT2- 9

Configuration 4: 4-bit parallel LCD with TXAOUT and TXBOUT (RN10)

LCD Pin	Module Pin	Module Pin Name
LCD_TXBOUT1+	1	GMCH_TXBOUT1+ 9
LCD_TXBOUT1-	2	GMCH_TXBOUT1- 9
LCD_TXBOUT0+	3	GMCH_TXBOUT0+ 9
LCD_TXBOUT0-	4	GMCH_TXBOUT0- 9

Configuration 5: 4-bit parallel LCD with TXBCLK (RN4)

LCD Pin	Module Pin	Module Pin Name
LCD_TXBCLK-	1	LVDS_M92_TXBCLK- 51
LCD_TXBCLK+	2	LVDS_M92_TXBCLK+ 51
LCD_TXACLK-	3	LVDS_M92_TXACLK- 51
LCD_TXACLK+	4	LVDS_M92_TXACLK+ 51

Configuration 6: 4-bit parallel LCD with TXAOUT and TXBOUT (RN10)



LCD Pin	Module Pin	Module Pin Name
LCD_TXAOUT0-	1	LVDS_M92_TXAOUT0- 51
LCD_TXAOUT0+	2	LVDS_M92_TXAOUT0+ 51
LCD_TXAOUT1-	3	LVDS_M92_TXAOUT1- 51
LCD_TXAOUT1+	4	LVDS_M92_TXAOUT1+ 51


Configuration 7: 4-bit parallel LCD with TXBOUT (RN6)


LCD Pin	Module Pin	Module Pin Name
LCD_TXBOUT2-	1	LVDS_M92_TXBOUT2- 51
LCD_TXBOUT2+	2	LVDS_M92_TXBOUT2+ 51
LCD_TXAOUT2-	3	LVDS_M92_TXAOUT2- 51
LCD_TXAOUT2+	4	LVDS_M92_TXAOUT2+ 51

Configuration 8: 4-bit parallel LCD with TXBOUT (RN6)


LCD Pin	Module Pin	Module Pin Name
LCD_TXBOUT0+	1	LVDS_M92_TXBOUT0+ 51
LCD_TXBOUT0-	2	LVDS_M92_TXBOUT0- 51
LCD_TXBOUT1-	3	LVDS_M92_TXBOUT1- 51
LCD_TXBOUT1+	4	LVDS_M92_TXBOUT1+ 51












Non-Level shift & DIS
mount 0.1uF




Non-Level shift
change to 715 ohm



Recommended Equalization: [PC1,PC0]=01, 4dB




SA_20081107




UMA_HDMI

71.P8101.003




Non-Level shift
mount RN71, R297, R238
-1 090224

20090114_SB




SA_20081104

22.10296.061
2ND = 22.10296.011



SA_20081103



Non-Level shift & DIS
mount RN55, U40



SA_20081104

SJV50

SATA HDD Connector



SA_20081112

SJV50

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

HDD

Size	Document Number
------	-----------------


SJV50-PU

Rev	-1
-----	----


Date: Wednesday, February 25, 2009

Sheet 21 of 59

SATA ODD Connector



SA_20081112



SJV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size	Document Number
------	-----------------


SJV50-PU

-1

Date: Wednesday, February 25, 2009

Sheet 22 of 59


BLUETOOTH MODULE







EC34 put near
BT1
all USB put
one choke
near
connector by
EMI request

SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BLUETOOTH			
Size	Document Number		Rev
	SJV50-PU		-1
Date: Wednesday, February 25, 2009		Sheet 23 of 59	
















Size : W:5.8 * H:6.3
桶狀。



PD UMA



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
USB Connector			
Size	Document Number		Rev
	SJV50-PU		-1
Date: Wednesday, February 25, 2009		Sheet 24 of	59




R66 change to Bead for Transmitter Distortion


LAN Connector




-1 090217



GIGA Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

SJV50

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Connector

Size A3

Document Number


SJV50-PU

Date: Wednesday, February 25, 2009


Sheet 26 of 59

Rev

-1



PC BEEP GAIN CONTROL



Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.

GAIN	10K GPIO RESISTORS	
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-18dB	Omit	Populate

SJVS0


緯創資通 Wistron Corporation
21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title AZALIA CODEC - CX20561

Size Document Number SJVS0-PU Rev -1

Date: Wednesday, February 25, 2009 Sheet 27 of 59

AUDIO OP AMPLIFIER



PD UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO AMP (G1454)

Size

Document Number

SJV50-PU


Rev

-1

Date: Wednesday, February 25, 2009


Sheet 28 of 59

MIC IN




LINE OUT

-1 090219



Internal Speaker

-1 090216




SPKR_L- R 58
SPKR_L+ R 58
SPKR_R- R 58
SPKR_R+ R 58

SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title		
Audio Jack		
Size	Document Number	Rev
	SJV50-PU	-1
Date:	Wednesday, February 25, 2009	Sheet 29 of 59

MDC 1.5 CONN




Mini Card Connector


Half Card




SJV50

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
MINI CARD			
Size	Document Number	Rev	
	SJV50-PU	-1	
Date: Wednesday, February 25, 2009	Sheet	32	of 59





Internal Keyboard CONN




CHECK KB SPEC. AND PIN DEFINE

SPI FLASH ROM

16M Bits


20081208



EMI REQUEST

Connector FOR DEBUG BOARD

20081219






Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46

SJV50

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size	Document Number		Rev
A4	SJV50-PU		-1
Date:	Wednesday, February 25, 2009	Sheet	35 of 59

TOUCH PAD



SJV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TouchPad

Size

Document Number

SJV50-PU


Rev

-1


Date: Wednesday, February 25, 2009

Sheet 36 of 59


Power Button Board




Cover Up Switch



RIGHT



LEFT



SJV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchs

Size

Document Number


Rev

SJV50-PU


-1

Date: Wednesday, February 25, 2009


Sheet 37 of 59




Run Power




CPU_CORE
ISL6264



TI TPS51124
1.8V / 1.2V




TI TPS51125
3D3V/5V




1D5V_S0




1D2V_S5




2D5V_S0




0D9V_S3




Adapter





Charger_MAX8731



SJV50







SVJ50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL88731A Charger
Size	Document Number	Rev	
A3		-1	
Date: Wednesday, February 25, 2009			Sheet 42 of 59





$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$
$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}/V_{in}))$$

20090108_SB Wayne


	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2


$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode

SJV50

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
TPS51124 1D1V 1D2V				
Size	Document Number			Rev
A3	SJV50-PU			-1
Date:	Wednesday, February 25, 2009		Sheet 45 of	59





SJV50

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VDDR3

Size
A4

Document Number


SJV50-PU

Rev
-1


Date: Wednesday, February 25, 2009

Sheet 48 of 59

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



SJV50


























緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
AD/BATT CONN			
Size A3	Document Number	SJV50-PU	Rev -1
Date: Wednesday, February 25, 2009	Sheet 49	of 59	




SJV50


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
M92 (1/7) PCIE			
Size	Document Number	Rev	
A3		-1	
Date:	Wednesday, February 25, 2009	Sheet	50 of 59



M92-M2 uses memory group B only



SA_20081104



SA_20081105



HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

STRAPS	PIN	DESCRIPTION
GPIO	DVPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET
H2SYNC, GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET
GPIO_28_TDO, GPIO21_BB_EN

If BIOS_ROM_EN (GPIO22) = 0	If BIOS_ROM_EN (GPIO22) = 1
Size of the primary memory apertures	GPIO[13,12,11]
128MB	x000
256MB	x001
64MB	x010
32MB	x
512MB	x
1GB	x
2GB	x
4GB	x
	Manufacturer
	Part Number
	GPIO[13,12,11]
	ST Microelectronics
	M25P05A
	0100
	M25P10A
	0101
	M25P20
	0101
	M25P40
	0101
	M25P80
	0101
	Chingis (formerly PMC)
	Pm25LV512A
	0100
	Pm25LV010A
	0101

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIE Full Tx output swing Transmitter Power Savings Enable 0 = 50% Tx output swing 1 = Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0 = Tx de-emphasis disabled 1 = Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMS0	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMS1	GPIO9	VGA ENABLED Serial ROM Input to ROM	
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT If BIOS_ROM_EN=1, then Config[3:0] defines the ROM type If BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERICC		0


SJV50

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
File			
M92 (5/7) Memory Straps			
Size	Document Number		Rev
A2	SJV50-PU		-1
Date:	Wednesday, February 25, 2009	Sheet 54 of 59	

SA



SB

-1




-1_0205


-1_0217




Type-M




Type-M




DY




DY




Type-I




Type-I




Type-I




Type-I




Type-I




Type-I



34.4H551.001




34.4H551.001



34.4H551.001












20081203




SJVS0

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title EMI/Spring/Boss
Size Document Number
Date Wednesday, February 25, 2009 Sheet 57 of 59
Rev -1
SJVS0-PU



Check test point



Test Point放在Dimm Door打開可量測處



SJV50

