



Shiba Block Diagram(FF+)

Project Code: 91.4F701.001
 Project Name: Shiba
 PCB Number: 05234



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Block Diagram(FF+)	
Size: A3	Document Number: SHIBA
Date: Friday, November 11, 2005	Rev: SA
Sheet: 1	of 44

Shiba Block Diagram(DF)



SYSTEM DC/DC MAX8734A	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D2V_HT_S0 1D2V_CORE_S0


MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8760	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 1.35V 35A

PCB LAYER	
L1: SIGNAL 1	
L2: GND	
L3: SIGNAL 2	
L4: SIGNAL 3	
L5: VCC	
L6: SIGNAL 4	




緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: Block Diagram(FF+)		
Size: A3	Document Number: SHIBA	Rev: SA
Date: Monday, October 31, 2005	Sheet: 2	of 44







<Variant Name>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU(2/4) DDR II		
Size	Document Number	Rev
A3	SHIBA	SC
Date:	Friday, February 24, 2006	Sheet 4 of 44




VREF_DDR_CLAW



2nd source: Fairchild 74ALVC08
73.07408.DHB


AMD suggest to use 74HC09, it contains open drain output

HDT Connectors



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU(3/4) CONTROL		
Size A3	Document Number SHIBA	Rev SA
Date: Friday, February 24, 2006	Sheet 5 of	44




LAYOUT: Place on backside of processor.

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		CPU(4/4) POWER	
Size	Document Number	Rev	
A3	SHIBA	SC	
Date: Friday, February 24, 2006	Sheet 6	of 44	



REVERSE TYPE

Hi 9.2 mm



Place near CPU



REVERSE TYPE

Low5.2 mm


Place near CPU



Change to singleR
LAYOUT: Locate close to DIMM


PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor



Put decap near power(0.9V) and pull-up resistor





<Variant Name>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
C51M(1/5) HT CPU		
Size	Document Number	Rev
A3	SHIBA	SC
Date: Friday, February 24, 2006	Sheet 9 of 44	




<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **C51M(2/5)HT MCP**

Size: A3	Document Number: SHIBA	Rev: SC
Date: Friday, February 24, 2006	Sheet: 10	of 44




CHECK LEAKAGE CURRENT






PLACE NEAR CONNECTOR









<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
C51M(4/5)CRT/LVDS		
Size	Document Number	Rev
A3	SHIBA	SA
Date: Wednesday, March 15, 2006	Sheet 12 of 44	1




C51 DECOUPLING



緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: C51M(5/5)POWER		
Size: A3	Document Number: SHIBA	Rev: SA
Date: Saturday, February 18, 2006	Sheet: 13 of 44	


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





TV OUT CONN

Layout Note:
Place this 2 resistors
close to the TV-out
connector




Thr org part is 68.2703N.10B









緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT/TV CONNECTOR			
Size A3	Document Number SHIBA	Rev SA	
Date: Thursday, February 23, 2006		Sheet 14	of 44

LED / INVERTER INTERFACE




- 12 TXB_OUT2+
- 12 TXB_OUT2-
- 12 TXB_OUT1+
- 12 TXB_OUT1-
- 12 TXB_OUT0+
- 12 TXB_OUT0-
- 12 TXB_CLK+
- 12 TXB_CLK-
- 12 TXA_OUT2+
- 12 TXA_OUT2-
- 12 TXA_OUT1+
- 12 TXA_OUT1-
- 12 TXA_OUT0+
- 12 TXA_OUT0-
- 12 TXA_CLK+
- 12 TXA_CLK-











緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title LCD/Inverter Connector		
Size Custom	Document Number SHIBA	Rev SA
Date: Friday, February 24, 2006 Sheet 15 of 44		

Docking Connector



Hsync & Vsync level shift



S0 = 4V
S3 = 2.5V
S5 = 0V

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Board to board conn/ Docking			
Title	Document Number	Rev	SA
	SHIBA		
Date: Monday, February 27, 2006	Sheet 16	of	44

D

D

C


C

B

B

A

A



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title MCP51(1/6)HT	
Size A3	Document Number SHIBA
Date Monday, February 20, 2006	Rev SA

Sheet 17 of 44

D

25 PCI_AD[0..31] <<<>>

25 PCI_C/BE#0 <<<>> AD19 PCI_CBE#0
 25 PCI_C/BE#1 <<<>> AB17 PCI_CBE#1
 25 PCI_C/BE#2 <<<>> AA15 PCI_CBE#2
 25 PCI_C/BE#3 <<<>> AA13 PCI_CBE#3

25 PCI_FRAME# <<<>> AC15 PCI_FRAME#
 25 PCI_IRDY# <<<>> AD15 PCI_IRDY#
 25 PCI_TRDY# <<<>> AB16 PCI_TRDY#
 25 PCI_STOP# <<<>> AE16 PCI_STOP#
 25 PCI_DEVSEL# <<<>> AA16 PCI_DEVSEL#
 25 PCI_PAR <<<>> AF16 PCI_PAR
 25 PCI_PERR# <<<>> AF17 PCI_PERR#/GPIO
 25 PCI_SERR# <<<>> AD11 PCI_SERR#
 25.30 PM_CLKRUN# <<<>> AE25 PCI_CLKRUN#/GPIO

25 PCIRST# <<<>> R388 22R2J-2-GP PCIRST# R AE25 PCI_RESET#0
 24 PCIRST#_IDE <<<>> R389 22R2J-2-GP PCIRST#_IDE R AD24 PCI_RESET#1
 29 PCIRST#_NEW <<<>> R167 22R2J-2-GP PCIRST#_NEW R AE26 PCI_RESET#2
 30.31 LPC_RST# <<<>> R199 22R2J-2-GP LPC_RST# R L26 PCI_RESET#3

U28A

1 OF 7

PCI_AD0	AF19	PCI_AD0
PCI_AD1	AB21	PCI_AD1
PCI_AD2	AC19	PCI_AD2
PCI_AD3	AA20	PCI_AD3
PCI_AD4	AA19	PCI_AD4
PCI_AD5	AE20	PCI_AD5
PCI_AD6	AE19	PCI_AD6
PCI_AD7	AE20	PCI_AD7
PCI_AD8	AB20	PCI_AD8
PCI_AD9	AB19	PCI_AD9
PCI_AD10	AA18	PCI_AD10
PCI_AD11	AB18	PCI_AD11
PCI_AD12	AE18	PCI_AD12
PCI_AD13	AF18	PCI_AD13
PCI_AD14	AC17	PCI_AD14
PCI_AD15	AA17	PCI_AD15
PCI_AD16	AB15	PCI_AD16
PCI_AD17	AE15	PCI_AD17
PCI_AD18	AE15	PCI_AD18
PCI_AD19	AF14	PCI_AD19
PCI_AD20	AE14	PCI_AD20
PCI_AD21	AA14	PCI_AD21
PCI_AD22	AB14	PCI_AD22
PCI_AD23	AC13	PCI_AD23
PCI_AD24	AB13	PCI_AD24
PCI_AD25	AE13	PCI_AD25
PCI_AD26	AF13	PCI_AD26
PCI_AD27	AA12	PCI_AD27
PCI_AD28	AB12	PCI_AD28
PCI_AD29	AF12	PCI_AD29
PCI_AD30	AE12	PCI_AD30
PCI_AD31	AF11	PCI_AD31

MCP51NA2-GP

PCI_REQ#0 <<<>> AA22 PCI_REQ#0 <<<>> PCI_REQ#0 25
 PCI_REQ#1 <<<>> AE22 PCI_REQ#1
 PCI_REQ#2 <<<>> AF21 PCI_REQ#2
 PCI_REQ#3/GPIO <<<>> AE22 PCI_REQ#3
 PCI_REQ#4/GPIO <<<>> AE23 PCI_REQ#4

PCI_GNT#0 <<<>> AE21 PCI_GNT#0 <<<>> PCI_GNT#0 25
 PCI_GNT#1 <<<>> AC21
 PCI_GNT#2 <<<>> AA21
 PCI_GNT#3/GPIO <<<>> AB24
 PCI_GNT#4/GPIO <<<>> AB24

PCI_INTW# <<<>> AE11 PCI_INTW# <<<>> PCI_INTW# 25
 PCI_INTX# <<<>> AB11 PCI_INTX# <<<>> PCI_INTX# 25
 PCI_INTY# <<<>> AC11 PCI_INTY#
 PCI_INTZ# <<<>> AA11 PCI_INTZ#

PCI_CLK#0 <<<>> AE24 PCI_CLK# R <<<>> PCI_CLK# 25
 PCI_CLK1 <<<>> AE24
 PCI_CLK2 <<<>> AE24
 PCI_CLK3 <<<>> AB23 PCI_CLK#4
 PCI_CLK4 <<<>> R375 22R2J-2-GP


PCI_CLKIN <<<>> AC23 PCI_CLKIN

LPC_AD0 K24 LPC_LAD0 R 1 8 LPC_LAD0 <<<>> LPC_LAD[0..3] 30.31
 LPC_AD1 H26 LPC_LAD1 R 2 7 LPC_LAD1
 LPC_AD2 H25 LPC_LAD2 R 3 6 LPC_LAD2
 LPC_AD3 K22 LPC_LAD3 R 4 5 LPC_LAD3



LPC_FRAME# G25 LPC_LDRQ0# <<<>> LPC_LFRAME# 30.31
 LPC_DRQ#0 K21 LPC_LDRQ1# <<<>> INT_SERIRQ 25.30
 LPC_DRQ#1/LPC_CS# L22
 LPC_SERIRQ H24

LPC_PWRDWN#/GPIO

LPC_CLK#0 F26 LPC_CLK# R 1 8 LPC_CLK# 30
 LPC_CLK#1 G26 PCI_CLK1# R 1 8 PCI_CLK# GOLD 31



Change to 0R



<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MCP51(2/6)PCI			
Size			
A3		Document Number	
SHIBA		Rev	
Date: Monday, February 20, 2006		SA	
Sheet 18		of 44	

D

C


B

A



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MCP51(3/6)SATA/PATA			
Size	Document Number		Rev
A3	SHIBA		SA
Date:	Monday, February 20, 2006	Sheet	19 of 44




SMB_C MCP	1	2	DUMMY-C2
SMB_D MCP	1	2	DUMMY-C2
SMB_C MCP	1	2	DUMMY-C2
SMB_D MCP	1	2	DUMMY-C2

<Variant Name>

緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		
MCP51(4/6)USB HDAUDIO		
Size	Document Number	Rev
A3	SHIBA	SB
Date:	Monday, February 20, 2006	Sheet 20 of 44



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title MCP51(5/6)RGMII		
Size A3	Document Number SHIBA	Rev SB
Date: Monday, February 20, 2006	Sheet 21	of 44




Wistron Corporation
 緯創資通
 2/F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.

Title: **MCP51(6)POWER**
 Document Number: **SHIBA**
 Size: X3
 Date: Monday, February 20, 2006


Sheet: 22 of 44
 Rev: SB






SATA HD Connector




CD-ROM CONNECTOR



USB PORT



		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HD/CDROM			
Size A3	Document Number SHIBA		Rev SA
Date: Saturday, March 04, 2006		Sheet 24	of 44



- PCI_AD31 125
- PCI_AD30 126
- PCI_AD29 127
- PCI_AD28 1
- PCI_AD27 2
- PCI_AD26 3
- PCI_AD25 4
- PCI_AD24 5
- PCI_AD23 6
- PCI_AD22 11
- PCI_AD21 12
- PCI_AD20 14
- PCI_AD19 15
- PCI_AD18 17
- PCI_AD17 18
- PCI_AD16 19
- PCI_AD15 36
- PCI_AD14 37
- PCI_AD13 38
- PCI_AD12 39
- PCI_AD11 40
- PCI_AD10 42
- PCI_AD9 43
- PCI_AD8 44
- PCI_AD7 46
- PCI_AD6 47
- PCI_AD5 48
- PCI_AD4 49
- PCI_AD3 50
- PCI_AD2 51
- PCI_AD1 52
- PCI_A0 53
- AD31
- AD30
- AD29
- AD28
- AD27
- AD26
- AD25
- AD24
- AD23
- AD22
- AD21
- AD20
- AD19
- AD18
- AD17
- AD16
- AD15
- AD14
- AD13
- AD12
- AD11
- AD10
- AD9
- AD8
- AD7
- AD6
- AD5
- AD4
- AD3
- AD2
- AD1
- A0

- 18 PCI_PAR
- 18 PCI_C/BE#3
- 18 PCI_C/BE#2
- 18 PCI_C/BE#1
- 18 PCI_C/BE#0


- 18 PCI_REQ#0
- 18 PCI_GNT#0
- 18 PCI_FRAME#
- 18 PCI_IRDY#
- 18 PCI_TRDY#
- 18 PCI_DEVSEL#
- 18 PCI_STOP#
- 18 PCI_PERR#
- 18 PCI_SERR#

- 18 PCI_RST#

- 18.30 PM_CLKRUN#

1394 : INTA#
4in1 : INTB#

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
R5C832/PCI	
Size	Document Number
A3	SHIBA
Date:	Rev
Monday, February 20, 2006	SA
Sheet	of
25	44



For SD Card Power


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **R5C832/IEEE1394/SD**


Size: A3	Document Number: SHIBA	Rev: SA
Date: Monday, February 20, 2006	Sheet: 26	of: 44

Mini Card Connector

Mini Card Connector 1



Mini Card Connector 2







		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINI CARD CONN.			
Size	Document Number	Rev	
A3	SHIBA	SA	
Date:	Thursday, February 23, 2006	Sheet	27 of 44

Hardware Configuration: See config_0:4



1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities

E1116 use external 2.5V single power supply.
1.8V create by PNP and 1.2V use internal reg.

Put L10 for E3016 application since pin 28 NOB for E1116



Bypass cap can share. User check it by layout consideration.





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN MARVELL 88E1116**



Size A3	Document Number: SHIBA	Rev: SA
Date: Friday, February 24, 2006	Sheet 28 of	44







1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

GREEN: LINK 10/100 Mbps
YELLOW: TX/RX ACTIVITY
ORANGE: LINK 1000Mbps

reversed, need to be modify



NEWCARD Connector




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **New Card**

Size: A3
Document Number: **SHIBA**
Rev: **SA**

Date: Monday, February 20, 2006
Sheet: 29 of 44



Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1

KB3910


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC_ENE K3910SF**

Size: A3	Document Number: SHIBA	Rev: SA
Date: Friday, February 24, 2006	Sheet: 30	of 44


A1 for the internal pull-up resistors on XIOCS[#:0] pins==>High=enable,Low=Disable
A4 for DMRP==>High=Disable,Low=Enable
A5 for EMWB==>High=Enable,Low=Disable
GPIO05 for clock test mode==>High=test Mode,Low=32KHz clock in normal running(Recommended)
GPIO06 for DPLL test mode==>High=Test Mode [Low=Normal operation(Recommended)]

30 A[0..19]






Change to MX29LV800CTTC
72.29800.0B9

TOP VIEW




(BOTTOM VIEW)


GOLDEN FINGER FOR DEBUG BOARD




POWER SWITCH



DY



WIRELESS SWITCH



DY

DY

LPC_LAD[0..3] 18,30

LPC_RST#

LPC_LFRAME#

PCI_CLK_GOLD


PWRBTN#_EC 30

DY

E51_TXD 27,30

E51_RXD 27,30

EXT_FWH#



Put near board edge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
FLASH and Debug		
Title Size A3 Date: Wednesday, March 15, 2006	Document Number SHIBA	Rev SA
Sheet 31 of 44		

Blue thumb

CAMERA


Internal Keyboard Connector

30 KROW[1..8] <<< <<< 




30 KCOL[1..16] <<< <<< 

Keyboard matrix (from vendor)




	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1



TouchPad Connector




TOUCH-PAD SWITCH






緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **KeyBoard-CONN**

Size A3	Document Number	Rev
	SHIBA	SA
Date: Sunday, February 26, 2006	Sheet 32 of 44	








change to 470P




Speaker




Should change to 3D3VA_AUD_S0




Suspend Power



Run Power



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: PWRPLANE&RESETLOGIC		
Size: A3	Document Number: SHIBA	Rev: SA
Date: Monday, February 20, 2006	Sheet: 35	of 44

CPU_VCORE

VID=1.20V(25W)/1.35V(35W)


I_{omax}=21A(25W)/27A(35W)

OCP=40A~45A

TABLE 1. VOLTAGE IDENTIFICATION CODES

VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	1	0	1.500
0	0	0	1	1	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	Shutdown


TON: Frequency:
GND 550KHz
REF 300KHz
OPEN 200KHz
VCC 100KHz



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU CORE MAX8760(1/2)**

Size: A3	Document Number: SHIBA	Rev: SA
Date: Wednesday, February 22, 2006	Sheet: 36	of: 44



(Power Team)


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU CORE MAX8760(2/2)			
File		Document Number	
Size	A3	SHIBA	Rev SA
Date:	Wednesday, February 22, 2006	Sheet 37	of 44



SKIP# > 2.4V : PWM mode
 SKIP# = GND(.0.8V) : SKIP MODE
 SKIP# = REF (1.7V~2.3V)/FloatING
 Ultrasonic MODE(25KHz min)

 VTON = Vcc
 3.3V = 300KHz
 5V = 200KHz

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MAC8734 3D3V/5V			
Title	Document Number		Rev
Size A3	SHIBA		SA
Date: Monday, February 20, 2006	Sheet 38	of	44



Change to 0.33u

These parts must be placed near controller

VCORE_VID1	VCORE_VID0	
L	L	1.2V
L	Z	1.1V
Z	L	1.0V
Z	Z	Reserved





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MAX8743 1D2V/1D2V_CORE**



Size A3	Document Number	Rev
	SHIBA	SA

Date: Monday, February 20, 2006 Sheet 39 of 44


TI TPS51116 for 1D8V and 0D9V




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



0D9V/2A , OCP >3A



1D8V/5A , OCP >12A





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 1D8V/0D9V**

Size A3 Document Number **SHIBA** Rev **SA**



Date: Monday, February 20, 2006 Sheet 40 of 44




G50



Change to S5 power plane



$$V_o = 0.8 * (1 + (R1/R2))$$



2nd source : 74.00916.D3F


1D5V_S0
Iomax=1.3A
OCP=2.6A

Trace Length=3cm
Trace Width=5mils
Trace Resistance>80mohm

DY

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D5V/2D5V/3D3V/5V_AUX		
Size	Document Number	Rev
A3	SHIBA	SA
Date:	Monday, February 20, 2006	Sheet 41 of 44



AC_IN Threshold 2.089V Max.
AC_IN > 2.089V -> AC DETECT

AD=17V, disable charger function

Change it to 68.1505B.10A


Detect adaptor input current

V_REF : 4.2235V (<500uA)
ISOURCE_MAX = (0.075/Rx1)*(VCLS/VREF) = 3.16A
So, Constant Power=18.5*3.16=58.46W (90%)


SET CHG OFF :
BAT_CHG_I = (0.075/Rx2)*(VICTL/3.6)
LI BAT :
CHG_I_SET = H(6cell),
Charge current = 3.0A
CHG_I_SET = L(2cell),
Charge current = 5.0A

Pre-Charge :
MAX8725 : CHG_I_PRE_SEL = H,
Pre-Charge current = 300mA

Adaptor in to generate DCBATOUT







BATTERY CONNECTOR



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		AD/BATT CONN	
Size	Document Number	Rev	
A3	SHIBA	SA	
Date:	Thursday, February 23, 2006	Sheet	43 of 44

	FF	DF
CAMERA	○	×
LAN	10/100	10/100
1394/5 IN 1	○	×
EXTRA USB	○	×
MIC	○	×
CR LED	○	×



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: MISC

Size: A3 Document Number: SHIBA Rev: SA

Date: Saturday, March 04, 2006 Sheet 44 of 44