


Storm
UMA Schematics Document
Chief River
Intel PCH

8G:FOR 8G DIMM

Project code : 91.4WE01.001
PCB P/N : 48.4WE05.0SA
Revision : 12223-1

Storm Block Diagram



SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER	
L1:Top	L6:Signal
L2:VCC	L7:GND
L3:Signal	L8:Signal
L4:VCC	L9:GND
L5:Signal	L10:Bottom

STORM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size A3	Document Number
Date: Monday, June 25, 2012	Rev -1
Sheet 2	of 102

A

B

PCH Strapping

Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	N/A
LANE2	N/A
LANE3	N/A
LANE4	WLAN
LANE5	Thunderbolt
LANE6	Thunderbolt
LANE7	Thunderbolt
LANE8	Thunderbolt

SATA Table

SATA	
Pair	Device
0	mSATA1
1	mSATA2
2	N/A
3	N/A
4	N/A
5	N/A

Pair	Device
0	USB3.0 Ext. port 1
1	USB3.0 Ext. port 2
2	NC
3	NC
4	Card Reader
5	WLAN+BT
6	CCD
7	X
8	X
9	NC
10	NC
11	NC
12	NC

Processor Strapping		Huron River Schematic Checklist Rev.0_7	
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0		CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states		AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN		Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx		ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx		Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB		
Device			Address	Hex	Bus
EC SMBus 1 Battery CHARGER					BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP					SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI					PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

STORM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size A3	Document Number		Rev -1
Storm			
Date: Monday, June 25, 2012	Sheet 3 of	102	

SSID = CPU

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.








Impedance: 85 ohm

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.



Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.




SSID = CPU



Disabling Guidelines:
If motherboard only supports external graphics or without eDP,
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5%
resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5%
resistorpower (~15 mW) may be wasted.



SSID = CPU




STORM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (DDR)
-------	------------------

Size A3	Document Number Storm	Rev -1
Date: Monday, June 25, 2012	Sheet 6 of	102

SSID = CPU



Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1 kOhms resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2]	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed	0
CFG[4]	Display Port Presence strap	1: Disabled - No Physical Display Port attached to Embedded DisplayPort No connect for disable 0: Enabled - An external Display Port device is connected to the Embedded Display Port Pull-down to GND through a 1KΩ ± 5% resistor to enable port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	00
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

STORM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (RESERVED)			
Size A3	Document Number	Rev -1	
Date: Monday, June 25, 2012	Storm	Sheet 7	of 102

SSID = CPU


ULV:14W
Iccmax:33A
ICC_TDC:25A

POWER


6 OF 9

Iccmax:8.5A
ICC_TDC:8.5A

change 0603 to 0402




Layout Note: 2.2u Cap place under CPU



SSID = CPU

POWER

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT
should have 10 mils trace width.





VID0	VID1	VCCSA ULV
L	L	0.9V
L	H	0.85V
H	L	0.775V
H	H	0.75V

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VCC_GFXCORE)		
Size A3	Document Number	Rev -1
Date: Monday, June 25, 2012	Sheet 9 of 102	

SSID = CPU



IVY-BRIDGE-GP-NF

FUNCTION

NOTE TEST PTN :

VSS

STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A3

Document Number

Date _____

Monday, June 25, 2012

Sheet 10 of 102


-1

reserve

JE40 delete XDP function

STORM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
XDP		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012	Sheet 11 of	102



(Blanking)

STORM


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Storm		Rev -1
Date:	Monday, June 25, 2012	Sheet 12 of	102
2		1	

(Blanking)

STORM















 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved	
Size A4	Document Number Storm
Date: Monday, June 25, 2012	Rev -1
Sheet 13 of 102	

SSID = MEMORY



SSID = MEMORY

6 M_A_A[15:0] <<>>
6 M_A_DQ[63:0] <<>>
6 M_A_DQS[7:0] <<>>
6 M_A_DQS[7:0] <<>>



David -SA



(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DDR3-SODIMM3		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 16 of 102




3.24.2 LVDS Disable Guidelines

Pin Name.	System Pull-up/ Pull-down.	Schematic Notes.	✓.
Data/Clock/Control.	.	All signals associated with the interface can be left as No Connect.	✓.
Power Supply.	.	The supply pins VCC_TX_LVDS, and VCCA_LVDS can be connected to GND..	✓.





3.24.4 CRT Disable

Name.	System Pull-up/ Pull-down.	Schematics Notes.	✓.
CRT_RED CRT_GREEN CRT_BLUE CRT_HSYN CRT_VSYNC.	.	Leave as No Connect.	✓.
CRT_ITRN.	.	Connect directly to GND plane on the motherboard.	✓.
DAC_IREF.	1-kΩ± 5% pull-down to GND..	.	✓.
VCCADAC.	Connect to +V3.3 power-rail.	.	✓.



SSID = PCH



USB Table

Pair	Device
0	USB3.0 Ext. port 1
1	USB3.0 Ext. port 2
2	NC
3	NC
4	Card Reader
5	Mini Card1 (WLAN)
6	CCD
7	X
8	X
9	NC
10	NC
11	NC
12	NC

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

STORM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (PCI/USB/NVRAM)
-------	----------------------------


Size	Document Number
------	-----------------

A3	Storm
Date:	Monday, June 25, 2012









Sheet 18 of 102

-

SSID = PCH




FOR SIV, PLS near PCH




PCIECLKRQ1# and PCIECLKRQ2# Support 80 power only


2012/01/05 For DRAM




0	0	0	ELPIDA 2GB PER Channel(chip is 4Gbit RAM)
0	0	1	Hynix A 2GB PER Channel(chip is 4Gbit RAM)
0	1	0	
0	1	1	
1	0	0	ELPIDA 4GB PER Channel(chip is 8Gbit RAM)
1	0	1	
1	1	0	
1	1	1	














SSID = PCH



HDA_SYNC:
This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board.
Signal may have leakage paths via powered off devices(Audio Codec) and hence contend with the external pull-up.
A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



SSID = PCH



Layout Note:

Internal Pull Down

Internal PU

FDI TERMINATION VOLTAGE OVERRIDE (Reserved)	
FDI_OVRVLTG (GPIO37)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE (Reserved)	
DMI_OVRVLTG (GPIO36)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Chip Enable (Reserved)	
ICC_EN# (GPIO8)	HIGH - DISABLED [DEFAULT] LOW - ENABLED

PLL ON DIE VR ENABLE	
PLL_ODVR_EN (GPIO28)	HIGH - DISABLED [DEFAULT]
	LOW - ENABLED

STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--

PCH (GPIO/CPU)

Size
1.8

	Document Number
--	-----------------

Rev

Storm
Date: Monday, June 25, 2012

Sheet 22 of 102

[illegible]

SSID = PCH





Table 5-1. Voltage Ramp Up/Down Requirements for the PCI Suspend Well Voltage Rails

Va	Vb	Power-Up Requirement	Power-Down Requirement
VSREF_SUS	VCCSUS3_3	a) VCSREF_SUS must be powered up before VCCSUS3_3 or after VCCSUS3_3 within 0.7 V. b) If VCCSREF_SUS is more than VCCSUS3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) VSREF_SUS must be powered down after VCCSUS3_3 or before VCCSUS3_3 within 0.7 V.
VSREF	VCC3_3	a) VOLT1 must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCCSREF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms	a) VSREF must be powered down at VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.8 V for Desktop)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)



STORM



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (POWER2)
-------	---------------------

Size	Document Number	Rev
------	-----------------	-----

A3 **Storm** -
 Date: Wednesday, June 27, 2012 Sheet 24 of 102

SSID = PCH



STORM


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (VSS)

Size A3 Document Number Storm Rev -1


Date: Monday, June 25, 2012 Sheet 25 of 102



STORM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Clock(colay)			
Size	Document Number		Rev
A3	Storm		-1
Date:	Monday, June 25, 2012		Sheet 26 of 102

SSID = Thermal




Q2803
PMBS3904-1-GP
84.03904.L06
2ND = 84.03904.P11


C2803
SC2200P50V2KX-2GP
C2828 close to U2801

Layout notice :


- * Put the C1 2200pF to close the nct7718W
- * Add ground shielding for D+ and D- traces
- * D+/D- route has to be away from the high noise area
- * The recommended traces width and ground shielding spacing are 10mils



Layout 15 mil



Layout 15 mil



Setting 85°C


ALERT# /T CRIT#
Pull-up Resistor

	R7				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5					
2Kohm	77℃	87℃	97℃	107℃	117℃
7.5Kohm	79℃	89℃	99℃	109℃	119℃
10.5Kohm	81℃	91℃	101℃	111℃	121℃
14Kohm	83℃	93℃	103℃	113℃	123℃
18.7Kohm	85℃	95℃	105℃	115℃	125℃

T_CRIT# temperature strapping point

The default value is trapping after power up 100ms by different pull-up resistors of T_CRIT# and ALERT# pin:

TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



STORM



AUDIO OP AMPLIFIER

JE40 delete AMP function




STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio AMP		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 30 of 102

Blanking



STORM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AR8158			
Size	Document Number		Rev
A3	Storm		-1
Date:	Monday, June 25, 2012	Sheet	31 of 102



1	RREF	I	Connect external resistor (6.2K ± 1%) to reference ground
2	DM	I/O	USB D- signal
3	DP	I/O	USB D+ signal
4	3V3_IN	I	3.3V power input
5	CARD_3V3	O	3.3V power for all cards
6	V18	O	Regulated supply voltage (1.8V ± 10%) from internal 3.3V to 1.8V regulator; supplies internal digital circuits. An external capacitance should be connected
7	XD_CD#	I	xD Card Detect (xD CD#)
8	SP1	I/O	xD Ready Signal (xD RDY), SD Write Protect (SD WP) and MS Clock (MS CLK)
9	SP2	I/O	xD REF and MS Card Detect (MS INS#)
10	SP3	I/O	xD CE# and SD Data 1 (SD DAT1)
11	SP4	I/O	xD CLE, SD Data 0 (SD DAT0) and MS Data 7 (MS D7)
12	SP5	I/O	xD ALE, SD Data 7 (SD DAT7) and MS Data 3 (MS D3)
13	SP6	I/O	xD WE# and SD Card Detect (SD CD#)
14	SP7	I/O	xD Write Protect (xD WP), SD Data 6 (SD DAT6) and MS Data 6 (MS D6)
15	SP8	I/O	xD Data 0 (xD D0), SD Clock (SD CLK) and MS Data 2 (MS D2)
16	SP9	I/O	xD Data 1 (xD D1), SD Data 5 (SD D5) and MS Data 0 (MS D0)
17	GPIO0	I/O	General purpose input/output with interrupt ability
18	SP10	I/O	xD Data 2 (xD D2) and SD command signal (SD CMD#)
19	SP11	I/O	xD Data 3 (xD D3), SD Data 4 (SD DAT4) and MS Data 4 (MS D4)
20	SP12	I/O	xD Data 4 (xD D4), SD Data 3 (SD DAT3) and MS Data 1 (MS D1)
21	SP13	I/O	xD Data 5 (xD D5), SD Data 2 (SD DAT2) and MS Data 5 (MS D5)
22	SP14	I/O	xD Data 6 (xD D6) and MS RS
23	XD_D7	I/O	xD Data 7 (xD D7)
24	CLK_IN	I	48MHz clock directly input

FOR SIV, PLS near U3201



Near CARD1 Pin11, Pin18, Pin22

STORM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CARDREADER			
Size A3	Document Number	Storm	Rev -1
Date: Monday, June 25, 2012	Sheet 32	of 102	

Reserved

STORM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Storm

Size
A3

Document Number

Rev
-1

Date: Monday, June 25, 2012

Sheet 33 of 102

(Blanking)

STORM



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 34 of 102

Blanking




STORM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number		Rev
A3	Storm		-1
Date:	Monday, June 25, 2012		Sheet 35 of 102




Power Sequence




ANNIE Run Power



Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


M3 power




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



M3 power



Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK







STORM

ANNIE solution

1Pin=3A

Adaptor in to generate DCBATOUT




STORM

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCIN JACK	
Size Custom	Document Number Storm
Date: Monday, June 25, 2012	Rev -1
Sheet 38	of 102

BT+ O

PC3901
SCD1U25V2KX-GP

PC3902
SC2200P50V2KX-2GP



緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

BATT CONN

Rev
-1

Sheet 39 of 102




SSID = PWR.Plane.Regulator 3p3v5v

BOM control

	Main source	2nd source
PU4101	84.03664.037 (FDM53664S)	84.00038.A37 (RJK03P8DPA)

Mount


Mount



Design Current = 15A
25.1A < OCP < 29.3A

5V_SS

77.22271.27L
2nd=79.222710.20L





$V_{out} = 2 * (1 + R1/R2)$
 $= 2 * (1 + 33K / 21K)$
 $= 5.14V$

Table 1. SKIP mode operation (51275A)

	SKIPSEL	Skip mode operation
51275	n/a	Auto-skip
51275A	Hi	OOA
	Lo	Auto-skip

SB_20120113_IOAC



STORM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51125A 5V/3D3V		
File	Document Number	Rev
Customer	Storm	-1
Date: Monday, June 25, 2012	Sheet 41 of 102	

```
SSID = CPU.Regulator
```

Volterra's suggestion:
VCC 31x22uF(0603) for 1-PHASE VCC
VCCAXG 28x22uF(0603) for 1-PHASE VCCAXG

Boot Voltage	PR4265	PR4204
0V	825ohm	825ohm
1V	191ohm	191ohm

**Table 1: R_{DEF} Selection Table**

1	20	3	1180
1	24	32	976
1	28	36	845
1	32	40	732
1	36	44	649
1	40	56	590
1	44	56	536
1	48	64	487
2	40	48	590
2	48	64	976
2	56	72	845
2	64	80	732
2	72	96	649
2	80	104	590
2	88	112	536
2	96	128	487
3	60	72	787
3	72	96	787
3	84	108	665
3	96	120	560
3	108	144	523
3	120	156	475
3	132	168	432
3	144	192	392

R_1 and R_2 Selection

Along with R_{DES} , The values of R_1 and R_2 determine the load line according to Equation 4.


Equation 4

$$R_{LL}[\Omega] = \frac{R_1}{R_2} \cdot \frac{1}{2.2} \cdot R_{DES} \cdot \frac{1}{K_f}$$

→ RLL is inverse proportion to R2

KF=95000

With K_1 being the slave current feedback gain and R_1 having a typical value of $10\text{k}\Omega$. Next, the required value of R_2 can be calculated to achieve the desired load line via Equation 4 and previously selected values for R_1 and R_{DES} :



STORM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	VT1318+1323 CPU CORE2+1(1/3)
-------	-------------------------------------

Size	Document Number	Rev
------	-----------------	-----

Date: Wednesday, June 27, 2012 Sheet 42 of 102


Delete the old version VT386F circuit

140mils or Copper Shape





PL4502 LAB2改為68.R2210.10R

400mils or Copper Shape



DEL OUTPUT GAP

Design Current = 12A
OCP > 19.5A



Change to 0603_4V

VSENSE-TRACE
ROUTED DIFFERENTIALLY
PARALLEL TO VSENSE+


close output MLCC

Change OR PAD to OR and DY



STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VT386 +1.05V VTT	
Size	Document Number
A3	Storm
Date: Monday, June 25, 2012	Sheet 45 of 102
Rev -1	


SY8037 for VCCSA





VID0	VID1	VCCSA ULV
L	L	0.9V
L	H	0.85V
H	L	0.775V
H	H	0.75V



DEL OUTPUT GAP





Vccsa PWR IN



CYNTEC - PCMB042T-R47MS
package : 4.15 * 4 * 1.8
ID 7 A ~ 9.5A
DCR = 12.5 ~ 14mOhm

Design Current = 4 A
6.6A<OCP< 7.8A




STORM





緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SY8037_VCCSA	
Size A3	Document Number Storm
Date: Monday, June 25, 2012	Sheet 48 of 102
Rev -1	

SSID = VIDEO


EDP CONNECTOR



Camera Power



output turn-On Rising Time:1.3ms~2.7ms
current limit:2~3.3A
Previous parts (74.05285.07F) rise time:1.5ms ~5ms
current limit:1.5ms~ 3.5ms



STORM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD/Inverter CONN			
Title	Document Number	Rev	
Size A3	Storm	-1	
Date: Friday, June 29, 2012	Sheet 49 of 102		

Pull High 5V Design on CRT Board



CRT DDCDATA & DDCCLK level shift

STORM



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CRT Connector		
Size	Document Number	Rev
A3	Storm	-1
Date:	Monday, June 25, 2012	Sheet 50 of 102

SSID = VIDEO

HDMI Level Shifter



Micro HDMI CONN



Pin Define

Pin	SIGNAL ASSIGNMENT
1	HDMI Pin 1
2	HPD
3	TMDS Data0
4	TMDS Data1
5	TMDS Data2
6	TMDS Data0
7	TMDS Data1
8	TMDS Data2
9	TMDS Data0
10	TMDS Data1
11	TMDS Data2
12	TMDS Data0
13	TMDS Data1
14	TMDS Data2
15	TMDS Data0
16	TMDS Data1
17	TMDS Data2
18	TMDS Data0
19	TMDS Data1
20	TMDS Data2
21	TMDS Data0
22	TMDS Data1
23	TMDS Data2
24	TMDS Data0
25	TMDS Data1
26	TMDS Data2
27	TMDS Data0
28	TMDS Data1
29	TMDS Data2
30	TMDS Data0
31	TMDS Data1
32	TMDS Data2
33	TMDS Data0
34	TMDS Data1
35	TMDS Data2
36	TMDS Data0
37	TMDS Data1
38	TMDS Data2
39	TMDS Data0
40	TMDS Data1
41	TMDS Data2
42	TMDS Data0
43	TMDS Data1
44	TMDS Data2
45	TMDS Data0
46	TMDS Data1
47	TMDS Data2
48	TMDS Data0
49	TMDS Data1
50	TMDS Data2
51	TMDS Data0
52	TMDS Data1
53	TMDS Data2
54	TMDS Data0
55	TMDS Data1
56	TMDS Data2
57	TMDS Data0
58	TMDS Data1
59	TMDS Data2
60	TMDS Data0
61	TMDS Data1
62	TMDS Data2
63	TMDS Data0
64	TMDS Data1
65	TMDS Data2
66	TMDS Data0
67	TMDS Data1
68	TMDS Data2
69	TMDS Data0
70	TMDS Data1
71	TMDS Data2
72	TMDS Data0
73	TMDS Data1
74	TMDS Data2
75	TMDS Data0
76	TMDS Data1
77	TMDS Data2
78	TMDS Data0
79	TMDS Data1
80	TMDS Data2
81	TMDS Data0
82	TMDS Data1
83	TMDS Data2
84	TMDS Data0
85	TMDS Data1
86	TMDS Data2
87	TMDS Data0
88	TMDS Data1
89	TMDS Data2
90	TMDS Data0
91	TMDS Data1
92	TMDS Data2
93	TMDS Data0
94	TMDS Data1
95	TMDS Data2
96	TMDS Data0
97	TMDS Data1
98	TMDS Data2
99	TMDS Data0
100	TMDS Data1
101	TMDS Data2
102	TMDS Data0
103	TMDS Data1
104	TMDS Data2
105	TMDS Data0
106	TMDS Data1
107	TMDS Data2
108	TMDS Data0
109	TMDS Data1
110	TMDS Data2
111	TMDS Data0
112	TMDS Data1
113	TMDS Data2
114	TMDS Data0
115	TMDS Data1
116	TMDS Data2
117	TMDS Data0
118	TMDS Data1
119	TMDS Data2
120	TMDS Data0
121	TMDS Data1
122	TMDS Data2
123	TMDS Data0
124	TMDS Data1
125	TMDS Data2
126	TMDS Data0
127	TMDS Data1
128	TMDS Data2
129	TMDS Data0
130	TMDS Data1
131	TMDS Data2
132	TMDS Data0
133	TMDS Data1
134	TMDS Data2
135	TMDS Data0
136	TMDS Data1
137	TMDS Data2
138	TMDS Data0
139	TMDS Data1
140	TMDS Data2
141	TMDS Data0
142	TMDS Data1
143	TMDS Data2
144	TMDS Data0
145	TMDS Data1
146	TMDS Data2
147	TMDS Data0
148	TMDS Data1
149	TMDS Data2
150	TMDS Data0
151	TMDS Data1
152	TMDS Data2
153	TMDS Data0
154	TMDS Data1
155	TMDS Data2
156	TMDS Data0
157	TMDS Data1
158	TMDS Data2
159	TMDS Data0
160	TMDS Data1
161	TMDS Data2
162	TMDS Data0
163	TMDS Data1
164	TMDS Data2
165	TMDS Data0
166	TMDS Data1
167	TMDS Data2
168	TMDS Data0
169	TMDS Data1
170	TMDS Data2
171	TMDS Data0
172	TMDS Data1
173	TMDS Data2
174	TMDS Data0
175	TMDS Data1
176	TMDS Data2
177	TMDS Data0
178	TMDS Data1
179	TMDS Data2
180	TMDS Data0
181	TMDS Data1
182	TMDS Data2
183	TMDS Data0
184	TMDS Data1
185	TMDS Data2
186	TMDS Data0
187	TMDS Data1
188	TMDS Data2
189	TMDS Data0
190	TMDS Data1
191	TMDS Data2
192	TMDS Data0
193	TMDS Data1
194	TMDS Data2
195	TMDS Data0
196	TMDS Data1
197	TMDS Data2
198	TMDS Data0
199	TMDS Data1
200	TMDS Data2

Pin 1 to Pin 2
Pin 2 to Pin 3

STORM

LED BACKLIGHT CONVERTER POWER

STORM

STORM	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
eDP	
Size	Document Number
A3	Storm
Date:	Monday, June 25, 2012
Sheet	52 of 102
Rev	-1

(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 54 of 102

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.

STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

Storm


Rev
-1

Date: Monday, June 25, 2012




Sheet 55 of 102

SSID = SATA

MSATA Connector



DEBUG CARD



STORM

Title		
HDD/ODD		
Size	Document Number	Rev
A3	Storm	-1
Date:	Monday, June 25, 2012	Sheet 56 of 102

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ESATA Power

USB CHARGER

STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size
A3

Document Number
Storm


Rev
-1

Date: Monday, June 25, 2012


Sheet 57 of 102

```
SSID = AUDIO
```

LINE OUT



**Speaker
Connector**



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

Without LAN




STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
LAN CONNECTOR		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012	Sheet 59 of	102

SSID = Flash.ROM





SPI Flash ROM(4M) for KBC


20111208-SA




Flash ROM:72.25Q32.B01(4M)




SPI Flash ROM(2M) for PCH



Flash ROM:72.25Q16.G01(2M)




SSID = RBATT






RTC battery charger circuit

SSID = USB

Change Main source
Support 2.45A



Change Main source
Support 2.45A



Pin #	Name	Type	Description
1	CEN#	Output	P-FET Open Drain Output. Current Limit Switch (CLS) Control Output. CB changes from 0 to 1 or 1 to 0. CEN# will be high for 2 seconds (typ)
4	SMART-CDP	Input	Input Control logic (see truth table)
8	CB	Input	Switch Control Bit 0 = autotodetection charger identification active 1 = charging downstream port with active USB2.0 data communication made with 1.5A support

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB Power SW	
Size	Document Number
Custom	Storm
Date: Monday, June 25, 2012	Rev -1
Sheet 61	of 102

SSID = User.Interface
Bluetooth Module conn.


Without BT

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Bluetooth		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 63 of 102

Finger printer

JE40 delete FP function





STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title RESERVED		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 64 of 102


SSID = Wireless Mini Card Connector(802.11a/b/g/n)

SB_20120113_IOAC


SB_20120113_IOAC




RF_SC



-SB



FOR SIV,PLS near U6502




- X E4 NC#F4
- X E9 NC#F9
- X E10 NC#F10
- X A4 NC#A4
- X G5 NC#G5
- X D12 NC#D12
- X F5 NC#F5


GP

WLAN-MODULE-61-GP

SB_20120129_IOAC



-SC



STORM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
MINICARD(WLAN)/ITP CONN		
Size	Document Number	Rev
A3	Storm	-1
Date:	Monday, June 25, 2012	Sheet 65 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

STORM


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
WWAN Connector(mSATA)		
Size	Document Number	Rev
A4	Storm	-1
Date:	Monday, June 25, 2012	Sheet 66 of 102

Blanking

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
M-SATA		
Size	Document Number	Rev
A4	Storm	-1
Date:	Monday, June 25, 2012	Sheet 67 of 102

```
SSID = User.Interface
```



STORM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Light SENSOR

Size
A4

Document Number

Storm

Rev	1
-----	---

-1

Date: Monday, June 25, 2012

Sheet 68 of 102



SSID = KBC

Pin number	Pin Define
1	VDD(3.3V)
2	PCClk
3	PCDt
4	DGND
5	NC*(SDA)
6	NC*(SCL)
7	NC*(INT)
8	NC


Note: Reserve for SMBus

27 TPCLK
27 TPDATA
20 PCH_SMBDATA
20 PCH_SMBCLK
18 TP_IN#

TOUCH PAD




Internal KeyBoard Connector



<<< KROW[0..7] 27
>>> KCOL[0..15] 27

R01 R02 R03 R04 R05 R06 R07 R08 R09 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25
PIN NUMBER

VIEW FROM
TOP SIDE





0.5 pitch

STORM

Title		Key Board/Touch Pad	
Size A3	Document Number	Rev -1	
Date: Wednesday, June 27, 2012		Sheet 69	of 102

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor/DMIC CONN

Size
A4


Document Number

Storm

Rev
-1

Date: Monday, June 25, 2012

Sheet 70 of 102



STORM

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4


Document Number

Storm

Rev
-1

Date: Monday, June 25, 2012

Sheet 71 of 102



(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 72 of 102

(Blanking)


STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 73 of 102

Micro SD Card Reader

STORM


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Micro SD Card Reader		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 74 of 102



(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thunderbolt (1/4)		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 75 of 102



(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thunderbolt (2/4)		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 76 of 102

(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thunderbolt (3/4)		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 77 of 102

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thunderbolt (4/5)		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 78 of 102

5

4

3

2



1



(Blanking)


STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Thunderbolt(5/5)		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 79 of 102



STORM

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Deep Standby					
Size	Document Number				Rev
A4	Storm				-1
Date:	Monday, June 25, 2012		Sheet	80	of 103



STORM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


Storm

Rev
-1


Date: Thursday, June 28, 2012

Sheet 81 of 102


Power button LED








Power STDBY_LED



Battery LED2 (DC_BATFULL)



Battery LED1 (CHARGE)




(Blanking)

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
SYW231 1D8V(2)		
Size	Document Number	Rev
A4	Storm	-1
Date:	Monday, June 25, 2012	Sheet 83 of 102

STORM	
蜂創資通Wistron Corporation 23F, 88, Sec. 1, Hsin-Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
File	
GPU_DP/LVDS/CRT/GPIO(3/5)	
Doc	Document Number
Custom	Storm
Page	Monday, June 25, 2012
Sheet	15 of 162
Rev	-1



STORM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU DPPWR/GND(5/5)

Size
A3

Document Number

Rev
-1

Date: Monday, June 25, 2012

Sheet 87 of 102

5	4	3	2	1
D				
C				
B				
A				

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
GPU-VRAM5.6 (3/4)		
Size Custom	Document Number	Rev
Storm		-1
Date: Monday, June 25, 2012	Sheet 90 of 102	1

5	4	3	2	1
D				D
C				C
B				B
A				A

STORM

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
Custom	Storm		-1
Date:	Monday, June 25, 2012	Sheet	91 of 102

Blanking

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DISCRETE VGA POWER		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 93 of 102

Blanking

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LVDS Switch		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 94 of 102

Blanking






STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CRT Switch		
Size A4	Document Number Storm	Rev -1
Date: Monday, June 25, 2012		Sheet 95 of 102


SSID = SDIO

STORM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title TOUCH PANEL		
Size A4	Document Number Storm	Rev -1
Date Monday, June 25, 2012		Sheet 96 of 102



Check test point




Test Point放在Dimm
Door打開可量測處


STORM

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
UNUSED PARTS/EMI Capacitors			
Size	Document Number	Rev	
A3	Storm	-1	
Date:	Tuesday, June 26, 2012	Sheet	97 of 102


Intel Power Up Sequence




Intel S3 Sequence





Intel Deep S3 Sequence




WISTRON CHIEF RIVER POWER UP SEQUENCE DIAGRAM






Thunderbolt Power



STORM

KBC SMBus Block Diagram



1

