


Volvi Block Diagram

Project code: 91.4U701.001
PCB P/N : 07200
REVISION : -1



PCB STACKUP

TOP	_____
VCC	_____
S	_____
S	_____
GND	_____
BOTTOM	_____

SYSTEM DC/DC MAX8744 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5
SYSTEM DC/DC MAX8717 37	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 1D05V_S0
TPS51100 39	
1D8V_S3	DDR_VREF
APL5312 39	
3D3V_S0	2D5V_S0
APL5912 38	
1D8V_S3	1D5V_S0

Intersil CHARGER MAX8731 40	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A UP+5V 5V 100mA

CPU DC/DC MAX8770 35	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0~1.3V 48A

UMA	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
BLOCK DIAGRAM	
Size A3	Document Number Volvi
Date: Wednesday, April 18, 2007	Rev -1
Sheet 1 of 43	

ICH7M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/when Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPI020	Reserved	This signal should not be pulled high.
GNT1#/ GPI051	ESi Strap (Server Only) Rising Edge of PWROK	ESi compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:The Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

PCIE Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB ports definition	
Pair	Device
0	USB1
1	USB3
2	USB2
3	USB4
4	MINICARD
5	BlueTooth
6	CCD
7	NewCard

PCI Routing

page 16

	IDSEL	INT	REQ	GNT
OZ129	AD22	INT_PIRQ6#	PCI_REQ#0	PCI_GNT#0

ICH7M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

History

Crestline Strapping Signals and Configuration







Crestline EDS 20954 1.0
page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading
edge of the Crestline GMCH PWORX in signal.

UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reference		
Size A3	Document Number Volvi	Rev -1
Date: Wednesday, April 18, 2007	Sheet 2 of 42	




FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: Clock Generator

Size: Document Number: Volvi


Date: Wednesday, April 18, 2007 Sheet 3 of 42










Place them near to the chip (< 0.5")




HOST



DIS : PM945 KI.94501.006
UMA : GM945 KI.94501.005







緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size Document Number Rev

Date: Wednesday, April 18, 2007 Sheet 9 of 42







PARALLEL TERMINATION




Decoupling Capacitor



Place these Caps near DM1




Place these Caps near DM2



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Size		
Document Number		
Volvi		
Date: Wednesday, April 18, 2007		
Sheet 12 of 42		
Rev -1		




The schematic diagram illustrates the LED driver circuit for the SCD1U16V22Y-2GP LED. The circuit is powered by a 3D3V_S5 supply and includes a 3D3V_S0 supply. The main components are three 84.00143.B1K CHDTC143ZUPT-GP comparators, two 83.00195.I70 LEDs, and various resistors and capacitors.

The comparators are configured as follows:

- Comparator 1 (Q9):** Input IN is connected to BT_LED# (pin 31). The output OUT is connected to the CHARGE_LED signal (pin 30).
- Comparator 2 (Q12):** Input IN is connected to CHARGE_LED (pin 30). The output OUT is connected to the DC_BATFULL# signal (pin 30).
- Comparator 3 (Q27):** Input IN is connected to DC_BATFULL# (pin 30). The output OUT is connected to the LED2 signal (pin 2).

The LEDs are connected to the 3D3V_S5 supply through resistors R497 and R498. The output of the comparators is connected to the LEDs through resistors R497 and R498. The LEDs are connected to the 3D3V_S5 supply through resistors R497 and R498.


The circuit also includes a 3D3V_S0 supply and a 3D3V_S1 supply. The output of the comparators is connected to the LEDs through resistors R497 and R498. The LEDs are connected to the 3D3V_S5 supply through resistors R497 and R498.



CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz





Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



C15 to 18P
C12 to 27P
C9 to 27P
For ATI MXM M66M R, G, B



Hsync & Vsync level shift




TV CONN




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT/TV Connector	
Size	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Sheet 14 of 42


RTC circuitry



SB 0313 for EMI



0130





RTC_AUX_S5
R386 300K R2J-3-GP
P.H. for internal VCCSUS1_05
INTVRMEN
R395 0R2J-2-GP

	INTVRMEN
Enable	1
Disable	0


Placement Note:
Distance between the ICH-7 M and cap on the "P" signal should be identical distance between the ICH-7 M and cap on the "N" signal for same pair.

SB 0305



ICH7-M-GP
71.ICH7M.00U

Change to KI.80101.017



Open R for Dothan A step
Shunt for Dothan B step
& all Yonah

Layout Note: R568 needs to be placed
within 2" of ICH7, R568 must be placed
within 2" of R169 w/o stub.

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH7-M (1 of 4)

Size




Document Number

Rev




Date: Wednesday, April 18, 2007

Sheet 15 of 42

-1



GAP放在Dimm Door打開可量測處



USB ports definition	
Pair	Device
0	<i>USB1</i>
1	<i>USB3</i>
2	<i>USB2</i>
3	<i>USB4</i>
4	<i>MINICARD</i>
5	<i>BlueTooth</i>
6	<i>CCD</i>
7	<i>NewCard</i>

2nd 83.R3004.A8F



2nd 83.R3004.A8F

*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

ICH7-M-GP
71.ICH7M.00U

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			ICH7-M (3 of 4)	
Size	Document Number			Rev -1
Date: Wednesday, April 18, 2007			Sheet 17	of 42





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ICH7-M (4 of 4)			
Size	Document Number	Rev	
		-1	
Volvi			
Date:	Wednesday, April 18, 2007	Sheet	18 of 42

SATA HD Connector


ODD Connector





UMA




BLUETOOTH MODULE






MDC 1.5 CONN







Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

LAN Connector



GIGA Lan Transformer





- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title


LAN Connector

Size A3 Document Number Volvi Rev -1

Date: Wednesday, April 18, 2007 Sheet 23 of 42

NOTE 1:
The Ferrite beads, FB1 & FB2,
are shown for reference.
The actual value, or even the
requirement, must be based on
post-layout testing.


NOTE 2:
These 1394 signals are high
speed differential pairs and
must be kept equal length
with a differential impedance
(Zo) of 110ohms.



IDSEL:AD22
INTA-->:INT_PIRQ#
GNT:PCI_GNT#0
REQ:PCI_REQ#0

UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
OZ129T	
Size	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Sheet 24 of 42



```
-1 0413
+3VRUN_CARD discharging
```

-1 0413
change to DY

25  SD_D0 24
29  SD_D1 24
10 SD_D2 24


-1 0413 for EMI

-1 0413 for EMI

UMA			
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1394 / CARD READER			
Size	Document Number	Volvi	Rev -1
Date: Wednesday, April 18, 2007		Sheet 25 of	42






UMA

Title			
Graphic MXM CONN			
Size A3	Document Number		Rev -1
Volvi			
Date: Wednesday, April 18, 2007	Sheet 26	of	42





NEWCARD Connector

Reserve the symbol
for bottom side
connector



Mini Card Connector

SB 0312




UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title MINI CARD / NEW CARD		
Size	Document Number	Rev
Volvi		-1
Date: Wednesday, April 18, 2007	Sheet	27 of 42

AUDIO OP AMPLIFIER




GAIN0	GAIN1	Av (dB
0	0	6
0	1	10
1	0	15.6
1	1	21.6


R, L 1W Speaker




LINE IN




Internal Microphone -1 0411




Internal Speaker



MIC IN









SB 0306 Test Point



LINE OUT





UMA


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Buttons / KB / TOUCHPAD**

Size: Document Number: **Volvi** Rev: **-1**

Date: Wednesday, April 18, 2007 Sheet: 31 of 42




UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BIOS			
Size A3	Document Number Volvi		Rev -1
Date: Wednesday, April 18, 2007		Sheet 32 of	42


Aux Power

3D3V_AUX_S5





SB 0226 Del R458,R460,BC3 (SA)

SB 0216




Run Power




UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title		RUN POWER and 3D3V_AUX_S5	
Size	Document Number	Volvi	Rev -1
Date: Wednesday, April 18, 2007	Sheet 33	of 42	


CPU_CORE
MAX8770




MAX8717
1D8V_S3 / 1D05V_S0



TPS51100
DDR_VREF_S0




APL5912
1D5V_S0




APL5312
2D5V_S0



MAX8744
5V_S5 / 3D3V_S5





Charger MAX8731A




UMA


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power Block Diagram	
Size A3	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Sheet 34 of 42








0D9V_S3 Iomax=0.5A



2D5V Iomax=130mA






Reserve 2D5V for NV 67X series

UMA







緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
2D5V / 0D9V	
Size B	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Rev -1
Sheet 39	of 42

Adaptor in to generate DCBATOUT








UMA


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AD/BATT CONN	
Size A3	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Sheet 41 of 42
Rev -1	







SB 0312 for EMI



-1 0417 for EMI



UMA DY



UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI/Spring/Boss	
Size	Document Number
Volvi	
Date: Wednesday, April 18, 2007	Sheet 42 of 42