

Winery13 CALPELLA DIS N11M-GE1 Schematics

uFCPGA Mobile Arrandale

Intel Ibex Peak-M

2010-01-13

REV : A00

DY : Nopop Component

UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS



<Core Design>




Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			Cover Page	
Size	Document Number	Rev		
Custom	Winery13 MB DIS	A00		
Date: Wednesday, January 13, 2010		Sheet	1	of 88




PCH SMBus Block Diagram



KBC SMBus Block Diagram




Switchable Graphic SMBus Block Diagram




Remove HDMI

Thermal Block Diagram



Audio Block Diagram



A

B

PCH StrappingCalpella Schematic Checklist Rev1.6

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. Intel suggest 1K resistor (Fonseca)
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.[CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0)- Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1)-. Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0)- Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1)-. Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

C

D

E

Processor StrappingCalpella Schematic Checklist Rev1.6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

USB Table

USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED

1st Samsung



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size

Document Number

Rev

Custom




Winery13 MB DIS

A00




Date: Wednesday, January 13, 2010

Sheet 6 of 88


SSID = Clock GEN




```
1st Silego 71.08585.003
2nd ICS    71.93197.003
```



SSID = CPU



SSID = CPU



DIS改5%

CFG3

R1102
3K R2F-GP

DW


07/10 Rev
1. PCI-Exp

Page 482,486

DW30 Only support Arrandale,
CFG7 no need pull down

DW

07/02 Added
1.Added display Switchable strap commentariat



1st Samsung




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RESERVED)			
Size	Document Number		Rev
	Winery13 MB DIS		A00
Date:	Wednesday, January 13, 2010	Sheet 11 of	88

SSID = CPU

PROCESSOR CORE POWER

48A (Arburdale)



SC-1207-1
pop C1243 and change size to 0603 for EMI

CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER

CPU CORE SUPPLY





POWER

CPU VIDS

SENSE LINES

CLARKUNF





18A



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are
Arrandale VTT=1.05V;
Clarkfield VTT=1.1V
H_VTTVID1 = Low, 1.1V
H_VTTVID1 = High, 1.05V

SA
07/01 Check
1. DPRSLPVR ??




1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.



Title			CPU (VCC_CORE)		
Size	Document Number		Rev	A00	
Date: Wednesday, January 13, 2010			Sheet	12	of 88



Follow Intel "425302_Calpella_S3PowerReduction_WhitePaper_Rev0.9.pdf" document.

For no use switch graphic function

SSID = CPU



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size Document Number

Winery13 MB DIS

Rev





A00

Date: Wednesday, January 13, 2010



Sheet 14 of 88

SSID = MEMORY


[10] M_A_DQS# [7..0] <<>
 [10] M_A_DQ [63..0] <<>
 [10] M_A_DM [7..0] <<>
 [10] M_A_DQS# [7..0] <<>
 [10] M_A_A [15..0] <<>



[10] M_A_BS2 >>>
 [10] M_A_BS0 >>>
 [10] M_A_BS1 >>>



DW
 07/02 Reserve
 1. Added SA0_DM1 pull-up resistor
 07/07
 2. Reserve pull-bi, lo resistor



1st Samsung

Wistron Corporation
 21F, 88, Sec.1, Hei Tai Wu Rd., Heichih,
 Taipei Hsien 221, Taiwan, R.O.C.

DDR3-SODIMM SLOT1
Winery13 MB DIMM

Date: Wednesday, January 13, 2010 Sheet 18 of 88



[10] M_B_DQS#[7..0] << >>

[10] M_B_DQ[63..0] << >>


[10] M_B_DM[7..0] << >>

[10] M_B_DQS[7..0] << >>

[10] M_B_A[15..0] << >>



```
Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4
```




Height 9.2mm

SSID = PCH




DW

07/05

1. LCD brightness control are separated by GPU,PCH,EC
2. LCD Power Enable control are separated by GPU,PCH,EC
3. LCD Backlight On/Off Status are separated by GPU,PCH,EC
- 07/07
4. Dummy R2003




1st Samsung



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Calpella Platform Design Guide Revision 1.6

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.



SSID = PCH


DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high. Low = Default

unused NV_SLE strap

Port 0 for debug port

USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED

Pull up in page 23 for layout convenience



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**


Size: Document Number

Date: Wednesday, January 13, 2010


Rev: **A00**

Sheet 21 of 88

SSID = PCH




SSID = PCH









PCIECLKRQ[0,3,4,5,6,7]# should have a 10K pull-up to +3.3V_ALW.
PCIECLKRQ[1,2] should have a 10K pull-up to +3.3V_RUN

A00-0104-1






PCIECLKRQ5# >>> H6
PCIECLKRQ5# >>> H6
[21] PEG_B_CLKREQ# >>> PEG_B_CLKREQ#

Pull up in page 21 for layout convenience






un-stuff 25M X'tal without HDMI/eDP/DP





Flash Descriptor Security Override/ ME Debug Mode	
ME_UNLOCK#	This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.




SSID = PCH




DW
07/10 assign GPIO
1.assign GPIO10 GPIO_DSM, Felic_DETECT#

1st Samsung



SSID = PCH



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER1)


Size	Document Number
------	-----------------

Winery13 MB DIS

Date: Wednesday, January 13, 2010

Sheet 26 of 88

SSID = PCH



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

PCH (POWER2)

Size	Document Number
------	-----------------

Winery13 MB DIS



Date: Wednesday, January 13, 2010

Sheet 2

Rev	
-----	--

A00

SSID = PCH



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (VSS)

Size	Document Number
------	-----------------


Winery13 MB DIS

Date: Wednesday, January 13, 2010



Sheet	28
-------	----

Rev
A00

SSID = AUDIO






SSID = SDIO



1st Samsung

SSID = SDIO

SD/MMC/MMC+ Card Reader



SSID = 1394


Remove 1394

1st Samsung


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CARD READER CONN
Size A3 Document Number
Winery13 MB DIS Rev
A00
Date: Wednesday, January 13, 2010 Sheet 33 of 88

SSID = User.Interface



SSID = KBC



MB VERSION		
ID	VER1	VER0
SA	0	0
SB	0	1
SC	1	0
-1	1	1



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

File

KBC Nuvo781BA0DX

Size

Document Number

CustID

Winery13 MB DS

Date

Wednesday, January 13, 2010

Sheet

37

of

88



Rev

A00


Title			
<i>Thermal/Fan Controllor EMC2102</i>			
Size	Document Number	Rev	
Custom	<i>Winery13 MB DIS</i>	<i>A00</i>	
Date: Wednesday, January 13, 2010		Sheet 39	of 88

SSID = Reset.Suspend

Remove +3.3V_DELAY power rail 2009/05/25





SSID = DCIN



1st Samsung

SSID = BATT

Batt Connector



1st Samsung



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Batt Connector

Size
A3

Document Number


Winery13 MB DIS

Rev
A00

Date: Wednesday, January 13, 2010


Sheet 44 of 88

SSID = Charger





1st Samsung

```
SSID = PWR.Plane.Regulator_3V/5V
```



TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OGA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				
			EN0	Open	820kΩ to GND	GND
			Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

SSID = PWR.Plane.Regulator_CPU Core



1st Samsung


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **ISL62883_CPU_CORE_1/2**


Size	Document Number	Rev
Custom	Winery13 MB DIS	A00

Date: Wednesday, January 13, 2010 Sheet 47 of 88

SSID = PWR.Plane.Regulator_CPU Core



DIS (Auburndale)
Design Current = 34A
Peak Current=48A
57.6A<OCP< 67.2A



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L
O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
H/S: SiR474DP/ POWERPAK-8/ 10mOhm/12mOhm @4.5Vgs/ 84.00474.037
L/S: Si17170DP/ POWERPAK-8/ 3.6mOhm/4.3mohm@4.5Vgs/ 84.07170.037
Freq=300KHz@PER PHASE


1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL62883_CPU_CORE_2/2
Size	Document Number	Rev	
Custom	Winery13 MB DIS	A00	
Date:	Wednesday, January 13, 2010	Sheet	48 of 88

SSID = PWR.Plane.Regulator_1D05V_VTT

TPS51218 for +1.05V_VTT




Frequency setting
470K --->290KHz
200K --->340KHz
100K --->380KHz
39K --->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH P06C104T-R56MN Cynotec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: S1S406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm 84.5Vgs/ 84.00406.037
L/S: S1S402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037

1st Samsung

```
SSID = PWR.Plane.Regulator_1D5V/0D75V
```



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTRF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V


I/P cap: 10U 25Vh KCM06 X5R/ 78.10622.52L
 Inductor: 0.56uH POCM104T-R56mN Cynotec DCR:1.8mohm Isat=25Arms 68.R5610.10D
 O/P cap: 330U 2.5V EEF5XSD131ER 9mOhm 3Arms PANASONIC/ 79.33719.10
 H/S: Si5406DN/ POWERPAK-8/ 11.5mOhm/ 14.5mOhm @4.5Vgs/ 84.00406.037
 L/S: Si5402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037
 Switching freq-->400KHz




Title			
TPS51116 +1.5V SUS			
Size	Document Number		Rev
Custom	Winery13 MB DIS		A00
Date: Wednesday, January 13, 2010		Sheet 50 of	88

SSID = PWR.Plane.Regulator_1D8V

APL5930 for +1.8V_RUN




RT9025 for +1.8V_RUN_GPU



1st Samsung

```
SSID = PWR.Plane.Switch_1D5V CPU
```


SB-1020-1
DY R5215, R5222, R5223; POP R5221, C5210, R5226, R5210, Q5203, R5211.



Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details

Revision 0.1


+1.5V_CPU:



DW

07/20 corrected

1. Removed C5288
2. Removed Q5207, R5225, R5220 to save more part counts




1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DC to DC 1D5V			
Size	Document Number		Rev
Custom	Winery13 MB DIS		A00
Date:	Wednesday, January 13, 2010	Sheet 52 of 88	

SSID = CPU.GFX.Regulator



SSID = VIDEO

Close PCH

Close GPU

DW


07/07 Added
1. Added LVDS DDC CLK/DAT Pull Hi

[20] L_DDC_DATA
[20] L_DDC_CLK

[81] LDDC_DATA
[81] LDDC_CLK

UMA/DIS LVDS DDC CLK/DAT select circuit

H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



[21,55] EDID_SELECT# >>> EDID_SELECT#

[81] LDDC_CLK
[20] L_DDC_CLK

LDDC_DATA_CON
LDDC_CLK_CON

EV @ LVDS side

+PWR_SRC_LCD

EC5404

SCD1U50V3KX-1GP

+LCDVDD

C5402

SCD1U10V2KX-4GP

+3.3V_RUN

R5410

10KR2J-3-GP

LCD_BRIGHTNESS

R5404

100R2J-2-GP

+3.3V_RUN

R5413

100R2J-2-GP

LCD_TST [37]

LCD_TST [37]

LCD_DET#

LCD_CBL_DET#

VGA_TXAOUT0-

VGA_TXAOUT0+

VGA_TXAOUT1-

VGA_TXAOUT1+

VGA_TXAOUT2-

VGA_TXAOUT2+


VGA_TXACLK-

VGA_TXACLK+

LCD1

1ST: 20.F1555.030
2ND:

UMA/DIS LVDS PWM select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

LCD_BRIGHTNESS

LCD_TST

EC5402

SC33P50V2JN-3GP

EC5401

SC33P50V2JN-3GP

For EMI request


BLON_OUT_R

R5407

10KR2J-3-GP

SSID = Inverter


INVERTER POWER



SSID = VIDEO


LCD POWER

SC-1125-2
add mux U5446 to select LCDVDD enable signal



DGPU_SELECT# :

H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)





1st Samsung

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**
Size: Document Number
Custom: **Winery13 MB DIS**
Date: Wednesday, January 13, 2010 Sheet 54 of 88 Rev A00

SSID = VIDEO



(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hejin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev.

Custom

Winery13 MB DIS

A00

Date: Wednesday, January 13, 2010

1

Sheet


57

of

88

SSID = Thermal

Fan Connector



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FAN

Size
A3

Document Number


Winery13 MB DISRev
A00

Date: Wednesday, January 13, 2010

Sheet	58	of	88
-------	----	----	----

SSID = SATA


SATA HDD Connector



1ST: 22.10300.451
2ND:

Close to CONN
5V power pin

Close to CONN
3.3V power pin




SATA HDD Interface comment

S1:GND
S2:RX+
S3:RX-
S4:GND
S5:TX-
S6:TX+
S7:GND

P1----- 3.3V
P2----- 3.3V
P3----- 3.3V
P4:GND
P5:GND / Dell Detected Pin
P6:GND
P7----- 5V
P8----- 5V
P9----- 5V
P10--- GND
P11:Dell: FFS_INT for supported HDD
P12:GND
P13----- 12V
P14----- 12V
P15----- 12V

SSID = SATA

ODD Connector




1ST: 62.10065.531
2ND: 62.10065.D21

1st Samsung


SSID = AUDIO

Speaker Connector



SSID = AUDIO


MIC IN



Delete Audio De-pop Circuit
2009/07/24

SSID = AUDIO

Head Phone



Added HP circuit 2009/05/26

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPEAKER/MIC/AUDIO JACK

Size
A3

Document Number

Winery13 MB DIS


Rev
A00

Date: Wednesday, January 13, 2010


Sheet 60 of 88

SSID = Flash.ROM

SPI FLASH ROM (2M bits) for KBC




SPI FLASH ROM (32M bits) for PCH



SSID = RBATT

RTC Connector



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EEPROM/RTC Connector

Size
A

Document Number


Winery13 MB DIS

Rev	
-----	--


Date: Wednesday, January 13, 2010

Sheet 62 of 88


USB & ESATA Power SW




SB-1021
1. pop and change TR6304 to 90 ohm for EMI;
DY R6302, R6308



A00-0106-1
remove R6302, R6308 for no co-lay after XB




Remove ESD diode, confirmed with EMI






SSID = ESATA

ESATA Power

Share one power SW with USB port 1





	ASM
ASM	
DY	



A00-0106-1
remove TR6302, TR6303 for no co-lay after XB

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



1st Samsung

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONNSize
A3

Document Number

Winery13 MB DIS

Rev	A00
-----	------------

Date: Wednesday, January 13, 2010

Sheet 64 of 88

88

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size
A3

Document Number
Winery13 MB DIS

Date: Wednesday, January 13, 2010

Rev
A00


Sheet 65 of 88

SSID = LED

For LED & Capacity board:

LED Type	Color	Power rail
BATTERY LED1	Amber (Multi-color)	ALW
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN/WWAN ACT LED	White	RUN

PWR BTN LED



SCRLK LED






CAPS LED



NUM LED




Bluetooth LED




Remove HDD LED

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN



SSID = Touch.Pad


TouchPad Connector



1st Samsung

SSID = User.Interface


Hall Sensor Connector



1st Samsung

DELL			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Hall sensor					
Size	Document Number				Rev
Custom	Winery13 MB DIS				A00
Date:	Wednesday, January 13, 2010	Sheet	69	of	88





SSID = DEBUG PORT



(Blank)

SSID = User.Interface



Camera Connector




A00-0107-1
remove R7302, R7303 for no co-lay after XB

SSID = User.Interface


Bluetooth cable conn.



Close to BT1




BT LED control signal 2009/05/26



1st Samsung

SSID = VIDEO


UMA/DIS LVDS signal select circuit




FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

UMA/DIS CRT Hsync/Vsync select circuit
Hsync & Vsync level shift



UMA/DIS CRT signal select circuit



$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX Swith-1**

Size: Custom Document Number: **Winery13 MB DIS** Rev: **A00**


Date: Wednesday, January 13, 2010 Sheet 74 of 88

DC_IN baord CON

Please reoute 300 mil at least.

+DC_IN : 19.5V/85W
+3.3V_RUN : 3300mA
+5V_ALW : 1000mA
+1.5V_RUN : 500mA
+3.3V_ALW : 58mA

LAN CLK
LAN PCIE
LAN PCIE
USB PORT2




WWAN PCIE
WWAN PCIE
WWAN CLK
WWAN USB
WWAN SMBUS

Remove AFTP test point
Confirmed with AFTE.

1ST: 20.F1631.050
2ND:

Place near BTB1



<Core Design>

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Winery13 MB DIS


Rev
A00

Date: Wednesday, January 13, 2010


Sheet 77 of 88

SSID = User.Interface

Finger Printer Connector




LED&Capacity board CONN



1st Samsung

SSID = EMI


EMI Request




SSID = RF

SB-29
RF Request

SC-1130-1
add RC7931 for RF




HOLE :




SSID = Mechanical


SC-1130-1
add H15 for ME



FOR CPU HOLE




FOR FAN BOSS




A00-0105-1
change SPR5 from 34.4F822.002 to 34.42T14.002 by ME

SC-1130-1
add SPR6 for ME



1st Samsung

SSID = VIDEO



SSID = VIDEO



DW

07/05

1. LCD brightness control are separated by GPU_PCH, EC
2. LCD Power Enable control are separated by GPU_PCH, EC
3. LCD Backlight On/Off Status are separated by GPU_PCH, EC

07/10 Not Reserve




1. Shorted LKRLT_CTL_GPU, LCDVDD_EN_GPU, PANEL_BKEN_GPU Not Reserve RB134, RB135, RB136



DW30 LVDS only 1 chanel
Vendor confirm tie to +1.8V powe rail


DW30 not support HDMI
NV DG: pull-down 10K

Unused IFP
Interfaces setting
2009/06/03




Default X'tal


```
| CLK GEN 27M select:
```



```
Added CLK GEN 27M select circuit 2009/06/15
Added R8132 (DY) 2009/06/17
```




1st: HARMONY 82.30034.651
2nd: ITTI 82.30034.801
3rd: TXC 82.30034.681




SSID = VIDEO

Revised decoupling C 2009/05/28




"Remote Voltage Sensing" not used, reserve Test-Point.

Change FBVDDQ power rail
2009/05/28

$$FBVDD/Q = 2.24A$$


Revised decoupling C 2009/05/28



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA-POWER/GND(3/4)

Size

Document Number

SIZE
A

Winery13 MB DIS

Det

Wednesday, January 12, 2010

hke









22

Rev **A00**


Date: Wednesday, January 12, 2010

SSID = VIDEO

[84,85] MDA[0..63]



Strap pin resistor need use 1% resistor (NV Design Guide)



Logical Strap Bit Mapping	Resistor Pull-Up	Pull-Down
5Kohms	1000	0000
10Kohms	1001	0001
15Kohms	1010	0010
20Kohms	1011	0011
25Kohms	1100	0100
30Kohms	1101	0101
35Kohms	1110	0110
45Kohms	1111	0111

Strap0	Strap1	Strap2
USER_BIT0 1	3GIO_PADCFG_LUT_ADR0 0	PCI_DEVID_0 1
USER_BIT1 1	3GIO_PADCFG_LUT_ADR1 1	PCI_DEVID_1 0
USER_BIT2 1	3GIO_PADCFG_LUT_ADR2 1	PCI_DEVID_2 1
USER_BIT3 1	3GIO_PADCFG_LUT_ADR3 1	PCI_DEVID_3 0
EDID is used	Reserved	N11M-GE1 GPU Device ID=0x0A75
ROM_SI_GPU	ROM_SO_GPU	ROM_SCLK_GPU
RAM_CFG0	VGA_DEVICE 1	PEX_PLL_EN_TERM 0
RAM_CFG1	SMB_ALT_ADDR 0	SLOT_CLK_CONFIG 1
RAM_CFG2	FB_0_BAR_SIZE 0	SUB_VENDOR 0
RAM_CFG3	XCLK_417 0	PCI_DEVID_4 1

Default setting: SAMSUNG sDDR3 64Mx16BIT-->20K pull down (0x0011)
If use Hynix sDDR3 64Mx16BIT(0x0010), R8308 change to 15K.

RAM_CFG[3:0]	Config	FB_BUS Width	Definitions
0000			
0001			
0010	64MX16	DDR3 64Bit	Hynix
0011	64MX16	DDR3 64Bit	Samsung
0100			
0101			
0110			
0111			

SUB_VENDOR	XCLK_417	PEX_PLL_EN_TERM
0 No VBIOS ROM	0 277MHz (POR)	0 Disable (POR)
1 BIOS ROM present	1 Reserved	1 Enable

3GIO_PADCFG	USER[3:0]
0000 Desktop	1111 Use EDID to detect panel settings
1110 Notebook (POR)	

SLOT_CLOCK_CFG
0 GPU and MCH do not share a common reference clock
1 GPU and MCH share a common reference clock (POR)

1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		VGA-MEMORY/STRAPS(4/4)	
Size	Document Number	Winery13 MB DIS	
A3			
Date:	Wednesday, January 13, 2010	Sheet	83 of 88

FB_PLLAVDD+FB_DLLAVDD=100mA


DW

07/10 Updated
1.+FB_PLLVDD power rail corrected to +1.05V_GFX_PCIE

SSID = VIDEO




Revised decoupling C 2009/05/28




Revised decoupling C 2009/05/28

SSID = VIDEO




Added CKE
10K pull down R
2009/06/05

SC-1203-2
change U8501, U8502 to ZZ.00PAD.R01 for layout.




Revised decoupling C 2009/05/28



Revised decoupling C 2009/05/28

SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$




DIS
Thermal Design Current = 12.9A
Max Current = 16.77A
18.45A < OCP < 21.81A

Frequency setting
470K --> 290KHz
200K --> 340KHz
100K --> 380KHz
39K --> 430KHz

SB-1023
1. DY PD8601, PR8614, PR8618, PC8610, PQ8602,
PR8613; change PR8611 to 24.3K, PR8607 to 20K.
for N11M A3 change P12 stay Voltage to 0.85V

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	1.03V
H	L	0.85V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEP5X0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037
L/S: SI7460DP/ POWERPAK-8/ 4.9mOhm/ 6.1mOhm@4.5Vgs/ 84.00460.037
Switching freq-->350KHz




1st Samsung

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title
TPS51218 +VCC GFX CORE
Size Custom Document Number **Winery13 MB DIS** Rev **A00**
Date: Wednesday, January 13, 2010 Sheet 86 of 88

SSID = VIDEO


+3.3V_RUN_GPU



+1.05V_GFX_PCIE:



+1.5V_RUN_GPU:



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	66	2009/10/08	EE	HDD LED light in S5.	Change HDD LED power rail from +5V_ALW to +5V_RUN.	SB
02	60	2009/10/08	EE	External MIC NG.	Add caps C6014 C6015.	SB
03	66	2009/10/08	EE	Correct battery LED color.	Swap LED6601 pin2 & pin3.	SB
04	49	2009/10/08	EE	Improve VTT_PWRGD ramp up signal.	Dummy C4912.	SB
05	51	2009/10/08	EE	Fine tune +1.8V_RUN power on sequence behind +3.3V_RUN.	Change PR5102 from 2.2K to 3K and PC5105 from 4700pF to 1uF.	SB
06	54, 78	2009/10/08	EE	For KBC ESD protect.	Add 100 ohm resistances R5413, R7803.	SB
07						
08	30	2009/10/08	EE		Change CODEC to 92HD79.	SB
09	64	2009/10/08	EE	By ME request	Change WLAN1 to 62.10043.841.	SB
10						
11	37	2009/10/09	EE	Change board ID.	Dummy R3708 and pop R3701.	SB
12	79	2009/10/12	ME	By ME request	Change H6 to ZZ.00PAD.F91	SB
13	79	2009/10/12	ME	By ME request	Change H10 to ZZ.00PAD.D41	SB
14	78	2009/10/12	ME	By ME request	Change FP1 to 20.K0315.005	SB
15	27	2009/10/12	EE	Follow Intel spec	Remove L2701, C2701, C2702; Add TP2701	SB
16	27	2009/10/12	EE	Follow Intel spec	Remove L2704, C2721, C2722; Add TP2702	SB
17	27	2009/10/12	EE	Cost down	Change L2702, L2703 to 68.10050.10Y	SB
18	24	2009/10/12	EE	XTAL Load Capacitance as Vendor suggestion	Change C2402, C2403 to 12pF	SB
19	81	2009/10/12	EE	XTAL Load Capacitance as Vendor suggestion	Change C8135, C8138 to 15pF	SB
20	26	2009/10/13	EE	Follow Intel spec	Remove L2602, C2616; Add TP2601	SB
21	26	2009/10/13	EE	Follow Intel spec	Remove L2601, C2606; Add TP2602	SB
22	37	2009/10/13	EE	Modify 10mW schematic		SB
23	79	2009/10/13	ME	By ME request	Remove H9 (BT BOSS)	SB
24	49	2009/10/13	EE	By PSE request	Change pg4910~pg4918 and pg4921 close gap to mask type	SB
25	73	2009/10/13	EE	Two AFTP for +3.3V_RUN	Remove AFTP6030	SB
26	34	2009/10/14	ME	By ME request	change NEW1 connector to 20.K0370.026	SB
27	79	2009/10/14	ME	By ME request	change SPR5 to 34.4F822.002	SB
28	64	2009/10/14	EE	By AFTE request	Add AFTP6402, AFTP6403	SB
29	79	2009/10/16	EE	By RF request	Add Cross Moat Caps	SB
30	80, 81	2009/10/16	EE	Voltage Drop over 3%	change bead value to 120 ohm DCR 0.55 ohm	SB
31	22	2009/10/16	EE	RTC data loss	Added 3v/5v S5 power good to control resume reset sequence prevent RTC data loss	SB
32	25	2009/10/16	EE		Swapped Q2515 C,E Pin	SB
33	78	2009/10/16	EE		remove CAPA_RST# from capacity board	SB
34	37	2009/10/16	EE	By SW request	Added Switch Board Detection circuit	SB

1st Samsung

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Change List(1/3)

Size Document Number Rev.
A3 **Winery13 MB DIS** **A00**

Date: Wednesday January 13, 2010 Sheet 88 of 88

[illegible]

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	34	2010/01/07	EE	For no co-lay after XB	remove R3402, R3403	A00
02	37	2010/01/05	EE	Prevent SPI ROM data lost	Add reset IC U3704	A00
03	46	2009/12/18	EE	By POWER requirement	changePL4602 from 2.2U to 3.3U	A00
04	46	2009/12/18	EE	TO improve +15V_Pump Power on issue	pop PR4619; dummy PR4618	A00
05	51	2010/01/07	EE	To prevent PM_SLP_S3# signal rebound	change R5102 to short pad, PC5105 to 10K	A00
06	52	2009/12/23	EE	PREVNET MOS DAMAGE	Change C701 to 4.7pF for RF	A00
07	53	2009/12/18	EE	By POWER requirement	change PR5314 from 5.9K to 6.2K	A00
08	55	2009/12/18	EMI	By EMI requirement	change L5501, L5502, L5503 to 0R	A00
09	55	2009/12/18	EMI	By EMI requirement	change R5504, R5505, R5506 from 0R to 33R	A00
10	55	2009/12/18	EMI	By EMI requirement	change C5520 from 22p to 10p	A00
11	55	2010/01/04	ME	By ME requirement	change CRT1 from 20.20431.015 to 20.20401.015	A00
12	62	2010/01/04	ME	By ME requirement	change RCT1 from 20.D0210.102 to 20.D0075.102	A00
13	63	2010/01/06	EE	For no co-lay after XB	remove R6302, R6308, TR6301, TR6302, TR6303	A00
14	64	2010/01/07	EE	For no co-lay after XB	remove L6401	A00
15	73	2010/01/07	EE	For no co-lay after XB	remove R7302, R7303	A00
16	78	2009/12/23	EE	TO PREVENT power pin short to GND when plug in cable	dummy FP1 pin6, pin7	A00
17	78	2009/12/23	EE	add damping resister R7804	add R7804	A00
18	79	2010/01/05	ME	By ME requirement	change SPR5 from 34.4F822.002 to 34.42T14.002	A00

1st Samsung

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
Change List(3/3)

Size
A3

Document Number
Winery13 MB DIS

Rev
A00

Date: Wednesday, January 13, 2010
Sheet 88 of 88