




SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S5	1V_VGA_S0 1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 3D3V_S0	1D5V_VGA_S0 3D3V_VGA_S0

PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.


NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics
function for power saving.



NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.


Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.





NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal

PEG_TXN15	Do Not Stuff	PEG_TXN15
PEG_TXN14	Do Not Stuff	PEG_TXN14
PEG_TXN13	Do Not Stuff	PEG_TXN13
PEG_TXN12	Do Not Stuff	PEG_TXN12
PEG_TXN11	Do Not Stuff	PEG_TXN11
PEG_TXN10	Do Not Stuff	PEG_TXN10
PEG_TXN9	Do Not Stuff	PEG_TXN9
PEG_TXN8	Do Not Stuff	PEG_TXN8
PEG_TXN7	Do Not Stuff	PEG_TXN7
PEG_TXN6	Do Not Stuff	PEG_TXN6
PEG_TXN5	Do Not Stuff	PEG_TXN5
PEG_TXN4	Do Not Stuff	PEG_TXN4
PEG_TXN3	Do Not Stuff	PEG_TXN3
PEG_TXN2	Do Not Stuff	PEG_TXN2
PEG_TXN1	Do Not Stuff	PEG_TXN1
PEG_TXN0	Do Not Stuff	PEG_TXN0







Title		
Size	Document Number	Rev
Date:	Sheet	





PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



B4: VREF_DQ CHA




Title		
Size	Document Number	Rev
Date:	Sheet 1	

POWER

PROCESSOR CORE POWER

53A



VCC_CORE

CPU1F

SANDY


PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

SANDY



For CRB VIDSOUT need to pull high 130 ohm closr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE


VCC_CORE

R801
100R2F-L1-GP-U

R802
100R2F-L1-GP-U

Title		
Size	Document Number	Rev
Date:	Sheet	

R906, R907 close to CPU



1D8V_S0

PROCESSOR VCCPLL: 1.2A

C922

SC110V2KX-1GP

CPUIG		SANDY		7 OF	
	AT24	VAXG	SANDY	SENSE LINES	VAXG_SENSE
	AT23	VAXG			VSSAXG_SENSE
	AT21	VAXG			
	AT20	VAXG			
	AT18	VAXG			
	AT17	VAXG			
	AR24	VAXG			
	AR23	VAXG			
	AR21	VAXG			
	AR20	VAXG			
	AR18	VAXG			
	AR17	VAXG			
	AP24	VAXG			
	AP23	VAXG			
	AP21	VAXG			
	AP20	VAXG			
	AP18	VAXG			
	AP17	VAXG			
	AN24	VAXG			
	AN23	VAXG			
	AN21	VAXG			
	AN20	VAXG			
	AN18	VAXG			
	AN17	VAXG			
	AM24	VAXG			
	AM23	VAXG			
	AM21	VAXG			
	AM20	VAXG			
	AM18	VAXG			
	AM17	VAXG			
	AL24	VAXG			
	AL23	VAXG			
	AL21	VAXG			
	AL20	VAXG			
AL18	VAXG				
AL17	VAXG				
AK24	VAXG				
AK23	VAXG				
AK21	VAXG				
AK20	VAXG				
AK18	VAXG				
AK17	VAXG				
AJ24	VAXG				
AJ23	VAXG				
AJ21	VAXG				
AJ20	VAXG				
AJ18	VAXG				
AJ17	VAXG				
AH24	VAXG				
AH23	VAXG				
AH21	VAXG				
AH20	VAXG				
AH18	VAXG				
AH17	VAXG				
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
		VCCPLL			
	B6	VCCPLL	SANDY	1.8V RAIL	
	A6	VCCPLL			
	A2	VCCPLL			
		VCCPLL			

SENSE LINES

AK35
AK34

SM VREF

CAILS

[illegible]

SA RAIL

VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA

MISC

VCCSA_SENSE

FC_C22
VCCSA_VID1


VCC_AXG_SENSE
VSS_AXG_SENSE

G  R907
100R2F-L1-GP-U

+V_SM_VREF_CNT should have 10 mil trace width


1D5V_S0

PROCESSOR VDDQ: 10A




VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF



PROCESSOR VCCSA: 6A




VCCSA Output Decoupling Recommendation:
 1 x 330 uF
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge




R902 need be close to pin H23.








SSID = MEMORY




Layout Note:
Place these Caps near
SO-DIMMB.



DM2
DDR3-204P-126-GP
62.10024.D41



2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

Title		
Size	Document Number	Rev
Date:	Sheet	



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Impedance: 90 ohm





Cougar Point

Digital Display Interface

LVDS

CRT

COUGAR-GP-U2-NF



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

Close to PCH side


Impedance: 100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA


Title		
Size	Document Number	Rev
Date:	Sheet	

SSID = PCH




Al6 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
-----------	---



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		SPI(Default)



OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

Cougar Point


NVRAM

PCI

USB

5 OF 10

DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title		
Size	Document Number	Rev
Date:	Sheet	

SSID = PCH

4 DMI_RXN[3:0] <<<>>> 4
4 DMI_RXP[3:0] <<<>>> 4
4 DMI_TXN[3:0] <<<>>> 4
4 DMI_TXP[3:0] <<<>>> 4

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4

Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3_3

DPWROK

VccSUS3_3

RSMRST#

PCH1C

3 OF 10

Cougar
Point

DMI

FDI

System Power Management

FDI_RXN0 B114 <<< FDI_TXN0 4
FDI_RXN1 AY14 <<< FDI_TXN1 4
FDI_RXN2 BE14 <<< FDI_TXN2 4
FDI_RXN3 BH13 <<< FDI_TXN3 4
FDI_RXN4 BC12 <<< FDI_TXN4 4
FDI_RXN5 BG10 <<< FDI_TXN5 4
FDI_RXN6 BG9 <<< FDI_TXN6 4
FDI_RXN7
FDI_RXP0 BG14 <<< FDI_TXP0 4
FDI_RXP1 BB14 <<< FDI_TXP1 4
FDI_RXP2 BF14 <<< FDI_TXP2 4
FDI_RXP3 BG13 <<< FDI_TXP3 4
FDI_RXP4 BE12 <<< FDI_TXP4 4
FDI_RXP5 BG12 <<< FDI_TXP5 4
FDI_RXP6 BJ10 <<< FDI_TXP6 4
FDI_RXP7 BH9 <<< FDI_TXP7 4

FDI_INT AW16 >>> FDI_INT 4
FDI_FSYNC0 AV12 >>> FDI_FSYNC0 4
FDI_FSYNC1 BC10 >>> FDI_FSYNC1 4
FDI_LSYNC0 AV14 >>> FDI_LSYNC0 4
FDI_LSYNC1 BB10 >>> FDI_LSYNC1 4

DSWVRMEN A18 >>> DSWODVREN
DPWROK E22 >>> PCH_DPWROK
WAKE# B9 <<< PCIE_WAKE# 31,65,66,82
CLKRUN#/GPIO32 N3 <<< PM_CLKRUN# 27
SUS_STAT#/GPIO61 G8 <<<
SUSCLK#/GPIO62 N14 >>> PCH_SUSCLK_KBC 27
SLP_S5#/GPIO63 D10 <<<
SLP_S4# H4 >>> PM_SLP_S4# 27,46
SLP_S3# F4 >>> PM_SLP_S3# 27,36,37,47,92
SLP_A# G10 <<<
SLP_SUS# G16 <<<
PMSYNCH AP14 <<< H_PM_SYNC 5
SLP_LAN#/GPIO29 K14 <<<

COUGAR-GP-U2-NF

1D05V_VTT
R1901 49D9R2F-GP DMI_COMP_R
R1902 750R2F-GP RBIAS_CPY
R1926 Do Not Stuff
R1904 100KR2J-1-GP
R1905 10KR2J-3-GP
R1924 Do Not Stuff

S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

SUS_PWR_ACK C12 >>> SUSACK#
SYS_RESET# K3 >>> SYS_RESET#
36 SYS_PWROK >>> P12 >>> SYS_PWROK
27,42 S0_PWR_GOOD >>> 2 >>> PWROK
5,37 PM_DRAM_PWRGD <<< B13 <<< DRAMPWROK
PM_RSMRST# C21 >>> RSMRST#
27 SUS_PWR_ACK <<< K16 <<<
27,97 PM_PWRBTN# >>> E20 >>> PWRBTN#
27 AC_PRESENT >>> H20 >>> ACPRESENT#/GPIO31
BATLOW# E10 <<< BATLOW#/GPIO72
PM_RI# A10 <<< RI#

3D3V_S5
RN1901 SRN10KJ-6-GP
R1921 10KR2J-3-GP
PCIE_WAKE#
BATLOW#
PM_RI#
AC_PRESENT#
SUS_PWR_ACK

PCIE_WAKE#
CRB : 1K
CEKLT: 10K


PWRBTN#
This signal has an internal pull-up resistor

R1908 100KR2J-1-GP
PM_RSMRST#

3D3V_AUX_S5
R1909 100KR2J-1-GP
R1916 10KR2J-3-GP
3V_5V_POK_#
PM_RSMRST#
R1912 1KR2J-1-GP
Q1901 2N7002KD-W-GP
84.2N702.A3F
2nd = 84.DM601.03F


DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

SB modify




PM_CLKRUN#
R1919 8KR2J-3-GP
3D3V_S0


Title		
Size	Document Number	Rev
Date:	Sheet	





SSID = PCH




Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date:	Sheet	






ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9



Title		
Size	Document Number	Rev
Date:	Sheet	



AUDIO_PC_BEEP

C2921
SC1U6D3V2KX-GP

AUDIO_BEEP

C2922
SC100P50V2A-3G#

R2906
4K7R2J-2-GP

RN2901
SRN47K-2-GP-U


KBC_BEEP_1
SPKR_SB_1


R2904
Do Not Stuff

R2905
Do Not Stuff

HDA_SPKR_27
HDA_SPKR_21

COMBO_MIC_JD#





[illegible]



ANNIE Run Power


The diagram illustrates the power regulation circuit for the ANNIE Run Power system. It includes several key components and their associated values:

- U3609:** SLG55221-130010VTR-GP, 74.55221.0E3. Pin connections include VCC, ON, DIS2, GND, NC#9, PG, G1/G2, S/DIS1, and D.
- U3604:** AO4468-GP, 84.04468.037. Pin connections include 5V_S0, 3D3V_S0, 3D3V_S5, and 5V_S5.
- U3607:** AO4468-GP, 84.04468.037. Pin connections include 3D3V_S0, 3D3V_S5, and 5V_S5.
- U3605:** AO4468-GP, 84.04468.037. Pin connections include 1D5V_S0, 1D5V_S3, and 1D5V_S5.
- U3606:** 2N7002K-2-GP, 84.2N702.J31, 2ND = 84.2N702.031. Pin connections include PS_S3CNTRL_37, 3D3V_S5, and 5V_S5.
- U3610:** Do Not Stuff. Pin connections include EN, DC2, DC1, VCC, GND, and HV.
- U3611:** SCD01U50V2KX-1GP. Pin connections include 3D3V_S0, 5V_S0, and 5V_S5.

Key annotations and modifications include:




- 1 co-layout SLG55221**
- 1 modify R3621, D3602 to DY**
- SB modify part number**
- 1D5V_S0**
 - MAX Current 3000 mA
 - Design Current 2100 mA
 - Total = 11.39A






Title		
Size	Document Number	Rev
Date:	Sheet	


DCIN1
ACES-CON5-14-GP
20.F1701.005
2nd = 20.F1763.005




Title		
Size	Document Number	Rev
Date: Sheet		



AD+ total power	R1	R2	AD+ total power		
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			




Title		
Size	Document Number	Rev
Date:	Sheet	




TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
	400kHz	500kHz







SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	00A Auto Skip	Auto Skip	PWM only

-1 EE modiyf PR4115 to 33K2 for SIV
Close to VFB Pin (pin2)




File		
Size	Document Number	Rev
Date		Sheet







Title		
Size	Document Number	Rev
Date	Issue	



TPS51218D for 1D05V



DY



2nd source 還未導入74.08237.073



Freq=360KHz

20100728
Id=12.9A
Qg=9.8~15nC
Rdson=10.3~12.4mohm

PU4502
84.15N03.037
2nd = 84.08065.037


Mag. 0.56uH 10*10*4
DCR=1.6~1.8mohm
Idc=25A, Isat=40A

Iomax=14A
OCP>21A


20100906
PL4501
IND-D56UH-27-GP
68.R5610.10P
2nd = 68.R5610.10P

PTC4502
Do Not Stuff
79.33719.L01
2nd = 77.C3371.0512nd = 77.C3371.051

20100728
Id=19.4A
Qg=16.8~25.5nC
Rdson=4.9~6.1mohm






20100728
Vout=0.704*(1+R1/R2)



Title		
Size	Document Number	Rev
Date:	Sheet	


SSID = PWR.Plane.Regulator_1p5v0p75v



Title			
Size	Document Number		Rev
Date	Sheet		


SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0



Title		
Size	Document Number	Rev
Date:		Sheet

APL5916 for VCCSA



VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V


The diagram illustrates the pin connections for the LCD1 PS-CON30-GP connector. The pins are numbered 1 through 32. Key connections include:

- Pin 1:** DCBATOUT_LCD
- Pin 2:** DBC EN C
- Pin 3:** BLON OUT C
- Pin 4:** LCD BRIGHTNESS
- Pin 5:** USB CAMERA 1
- Pin 6:** USB CAMERA 2
- Pin 7:** 3D3V_CAMERA_S0
- Pin 8:** R4908
- Pin 9:** Do Not Stuff
- Pin 10:** R4909
- Pin 11:** Do Not Stuff
- Pin 12:** Do Not Stuff
- Pin 13:** Do Not Stuff
- Pin 14:** Do Not Stuff
- Pin 15:** Do Not Stuff
- Pin 16:** Do Not Stuff
- Pin 17:** Do Not Stuff
- Pin 18:** Do Not Stuff
- Pin 19:** Do Not Stuff
- Pin 20:** Do Not Stuff
- Pin 21:** Do Not Stuff
- Pin 22:** Do Not Stuff
- Pin 23:** Do Not Stuff
- Pin 24:** Do Not Stuff
- Pin 25:** Do Not Stuff
- Pin 26:** Do Not Stuff
- Pin 27:** Do Not Stuff
- Pin 28:** Do Not Stuff
- Pin 29:** Do Not Stuff
- Pin 30:** Do Not Stuff
- Pin 31:** NP1
- Pin 32:** NP2

Additional components and labels include:

- TP4901Do Not Stuff**
- 33P2J2-GP**
- R4902**
- EC4906**
- INT_MIC_L_R 29,97**
- LBKLT_CTL 94**
- USB_PN12 18**
- USB_PP12 18**
- For camera GND**
- LVDSA_CLK_R 94**
- LVDSA_CLK_R# 94**
- LVDSA_DATA2_R 94**
- LVDSA_DATA2_R# 94**
- LVDSA_DATA1_R 94**
- LVDSA_DATA1_R# 94**
- LVDSA_DATA0_R 94**
- LVDSA_DATA0_R# 94**
- LVDS_DDC_DATA 94**
- LVDS_DDC_CLK 94**
- 3D3V_S0**
- LCDVDD**
- C4901**
- C4902**
- SC1U6D3V2KX-GP**
- 20.F1816.030**

LCD POWER for ANNIE



DCBATOUT_LCD

DCBATOUT

F4901
POLYSW-1D1A24V-GP-U
69.50007.A31
2nd = 69.50007.A41

C4906
SCAD7U25V5KX-GP

C4904
SCAP-50V2KX-1GP

C4905
SCD1U50V3KX-GP

F4902
FUSE-1D1A6V-4GP-U
69.50007.691
2ND = 69.50007.771

3D3V_S0


3D3V_CAMERA_S0





EC4903

C4903

Do Not Stuff

SC10UBD3V5MX-3GP






Title		
Size	Document Number	Rev
Date:	Sheet	


Page 10 of 10

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103~C5110 to 0 ohm resistor

HDMI DISCRETE/ UMA Co-lay




0806 SB Cap change schematic to Page 84




SB to -1 for vendor suggest

Close to Level Shift



HDMI CONN

Title		
Size	Document Number	Rev
Date:	Esheet	



ODD Connector

ODD1
SKT-SATA7P-6P-90-GP
22.10300.C11




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number







Title		
Size	Document Number	Rev
Date:	Sheet	



GIGA Lan Transformer

LAN MDI Off-Page


XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B






SB modifyf Pin9 Pin10 SWAP



SB modify For EMI




Title		
Size	Document Number	Rev
Date	Sheet	



Title		
Size	Document Number	Rev
Date: Sheet		


Bluetooth Module conn.

ANNIE Bluetooth Module




Title		
Size	Document Number	Rev
Date:		Sheet

Mini Card Connector(802.11a/b/g/n)



SB modify for SIV

RF suggestion






Title		
Size	Document Number	Rev
Date	Sheet	


Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN




RF suggestion




Title		
Size	Document Number	Rev
Date:	Sheet	


Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED




3G LED



Title		
Size	Document Number	Rev
Date:	Sheet	





Internal KeyBoard Connector




MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


26 **K/B** 1 **SB to -1 modify Part number**




TOUCH PAD



FFC 異面



Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet

SD/XD/MS Card Reader





32 SD-DATA3_19
32 SD_CMD_16
32 SD-CLK_9
32 SD_DATA0_4
32 SD-DAT1_3
32 SD-DATA1_21
32 SD-WP_2
31,32 SD_CD/XD_WE#


32 MS_BS_7
32 MS-DATA1_8
32 MS_DATA0_10
32 MS-DATA2_12
32 MS_INS#_14
32 MS-DATA3_15
32 MS-SCLK_17

32 XD_CD#_39
32 XD-R/-B_38
32 XD_RE#_37
32 XD_CE#_36
32 XD_CLE_35
32 XD_ALE_34
32 SD_CD/XD_WE#_1_33_43
32 XD_WP_32

32 XD_D0_30
32 XD_D1_29
32 XD_D2_28
32 XD_D3_27
32 XD_D4_26
32 XD_D5_25
32 XD_D6_24
32 XD_D7_23



Title		
Size	Document Number	Rev
Date:		Sheet



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

19,31,65,66 PCIE_WAKE#
18 USB30_SMI#

29 COMBO_MIC
29 AUD_HP1_JACK_R2
29 AUD_HP1_JD#
29 AUD_HP1_JACK_L2

18 USB_PN8
18 USB_PP8

27,61 USB_PWR_EN#

5,18,27,31,36,65,66,71,97 PLT_RST


3D3V_S5

20 USB3_PEGB_CLKREQ#

5V_S5


USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




RF_CN1
ACES-CON2-11-GP
20.F0772.002



BAE40




Title		
Size	Document Number	Rev
Date: Sheet		



LVDS Interface




SB modify connector to IFPCDE_PLLVDD_PWR




SA R8412, R8413 change DY
SB R8412, R8413 change delete

HDMI Interface




Under GPU.





X7R, Under GPU.

Title		
Size	Document Number	Rev
Date:	Sheet	




FBCLK Termination place on VRAM side




FBCLK Termination place on VRAM side


Rev	Docu	Number	Rev
01	01	01	01
Date:			Effect


[illegible][illegible]





	Hynix 2G 0110 128*16*8 800MHz	Hynix 1G 0000 64*16*8 800MHz	Samsung 1G 0011 64*16*8 800MHz	Samsung 512 64*16*4 800MHz	Samsung 2G 0111 128*16*8 800MHz
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL




	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x00DF1 (0001)	N11P-GS Fermi DEV ID: 0x00DF0 (0000)	N12P-GE DEV ID: 0x00DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL








Title		
Size	Document Number	Rev
Date	Sheet	






20100715


SSID = PWR.Plane.Regulator_GFX

20100719




File		
Size	Document Number	Rev
Date	Sheet	

+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0




SB modify to 84.03006.A37

1.05V to 1.05V_VGA_S0 Transfer

+3VS to 1.8V Transfer




-1 co-layout SLG55221







1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.


Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:	Sheet	







Title		
Size	Document Number	Rev
Date:	Sheet	




SB to -1 BOM add SPR2



-2 delete SPR5






CPU




VGA



3G Sku




Check test point



Test Point放在Dimm Door打開可量測處

Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date:	Sheet	

(AC mode)

[illegible]


red word: KBC GPIO






Title		
Size	Document Number	Rev
Date:	Sheet	

PCH SMBus Block Diagram




KBC SMBus Block Diagram




File		
Size	Document Number	Rev
Date	Blank	Blank

Thermal Block Diagram



Audio Block Diagram



Title		
Size	Document Number	Rev
Date	Sheet	