

AT3 BLOCK DIAGRAM

01

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

04-- 0402 footprint
 06-- 0603 footprint
 08-- 0805 footprint
 12-- 1206 footprint
 F-- 1% tolerance

Cable Docking

- TV_OUT
- VGA
- RJ-45
- CIR/Pwr btn
- SPDIF Out
- Stereo MIC
- Headphone Jack
- USB Port
- VOL Cntr

PAG 38

SYSTEM CHARGER(MAX8724)
 PAG 41

SYSTEM POWER MAX8778
 PAG 42

DDR II SMDR VTERM 1.8V/1.8VSUS(TPS51116REGR)
 PAG 46

VCCP +1.5V AND GMCH 1.05V(MAX8717)
 PAG 43

VGACORE(1.025V)MAX1992
 PAG 45

CPU CORE MAX8771
 PAG 44

CPU Merom
 478P (uPGA)/35W
 PAG 3, 4

CPU THERMAL SENSOR
 PAG 5

CLOCK GEN
 ICS9LPRS355AGLFT
 64pinsTSSOP
 PAG 2

NORTH BRIDGE
Crestline
 PAG 7, 8, 9, 10, 11, 12

NVIDIA G3-64 for 15.4"
NVIDIA G3-128 for 17"
 820p FCBGA
 PAG 15, 16, 17, 18, 19, 20

HDMI CON
 Option for 17" only
 PAG 26

DDRII-SODIMM1
 DDRII 533,667 MHz
 PAG 13, 14

DDRII-SODIMM2
 DDRII 533,667 MHz
 PAG 13, 14

CRT/S-VIDEO
 PAG 25

Panel Connector
 15" / 17"
 PAG 26

SOUTH BRIDGE
ICH-8M
 PAG 21, 22, 23, 24

SATA - HDD
 SATA2
 Option for 17" only
 PAG 35

SATA - HDD
 SATA0 150MB
 PAG 32

PATA- CD-ROM
 PATA (66/100/133)
 PAG 32

USB2.0

- Bluetooth PAG 35
- USB2.0 I/O Ports X3 PAG 32
- Camera X1 PAG 32
- Mini PCI-E Card x1 Express Card x1 Cable Docking x1

PCI BUS / 33MHz

Mini PCI-E Card
 PCI Express Mini Card (Wireless LAN/WAN)
 PAG 39

LAN
 Realtek PCIE-LAN TLE8101E/8111B
 10/100/GigaLAN
 PAG 33, 34

Express Card (NEW CARD)
 PAG 35

RICOH RICOH 832
 PAG 27, 28

Realtek ALC 268
 PAG 29

Two-element microphone
 PAG 29

Audio Jacks (Phone/ MIC)
 PAG 29

Keyboard Touch Pad
 PAG 36

CIR
 PAG 36

Capacitive Sense SW
 PAG 36

ENE KBC KB3920 Bx KB3926 Bx
 PAG 37, 48

FAN
 PAG 38

Flash
 PAG 37

SPI
 PAG 37

AUDIO Amplifier
 PAG 30

Jack to Speaker
 PAG 30

MDC DAA SI3080
 PAG 31

MODEM RJ 11
 PAG 33

Realtek ALC 268
 PAG 29

Mini PCI-E Card
 PCI Express Mini Card (Wireless LAN/WAN)
 PAG 39

LAN
 Realtek PCIE-LAN TLE8101E/8111B
 10/100/GigaLAN
 PAG 33, 34

Express Card (NEW CARD)
 PAG 35

RICOH RICOH 832
 PAG 27, 28

IEEE1394 CONN
 PAG 28

Memory CardReader
 PAG 27

Keyboard Touch Pad
 PAG 36

CIR
 PAG 36

Capacitive Sense SW
 PAG 36

ENE KBC KB3920 Bx KB3926 Bx
 PAG 37, 48

FAN
 PAG 38

Flash
 PAG 37

SPI
 PAG 37

AUDIO Amplifier
 PAG 30

Jack to Speaker
 PAG 30






MDC DAA SI3080
 PAG 31

MODEM RJ 11
 PAG 33


PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#, INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#, INTD#	MINI PCI for debug

PROJECT : AT3
 Quanta Computer Inc.






Size Custom Document Number BLOCK DIAGRAM Rev 1A
 Date: Tuesday, January 09, 2007 Sheet 1 of 48



0=overclocking of CPU and SRC Allowed
1 = overclocking of CPU and SRC not Allowed



0=UMA
1 = External VGA






FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

CGCLK_SEL = FCTSEL1


FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS

PROJECT : AT3
Quantia Computer Inc.



Size Custom	Document Number CLOCK GENERATOR	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 2 of 48	



Note:
H_DPRTSTP need to daisy chain from IC18 to IMPV6 to CPU.




For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

ITP disable guidelines


Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP



Note: Populate R5, R8, C372 & R430 when ITP connector is populated.



PROJECT : AT3
Quanta Computer Inc.




8 inside cavity, north side, secondary layer


8 inside cavity, south side, secondary layer

6 inside cavity, north side, primary layer

6 inside cavity, south side, primary layer



Layout out:
Place these inside socket cavity on North side secondary.




ICCODE:
for Merom processors
recommended design
target is 44A

ICCP:
before vccore stable
peak current is 4.5A
2. after vccore stable
continue current is
2.5A



ICCA 130mA

Layout Note:
Place C105 near PIN
B26.



PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number Merom Processor (POWER)	Rev 1A
Date: Tuesday, January 09, 2007	Sheet 4 of 48	




PROJECT : AT3
Quanta Computer Inc.

Size B	Document Number THERMAL LM86	Rev 1A
Date: Tuesday, January 09, 2007		
Sheet 5 of 48		1

NB5/RD1/HW2





W22 update
 --- MA14 needs
 to be routed if
 customers are
 planning on
 using 2Gb
 technology and
 width=8 (by 8)
 DIMMs

Layout Note:
 Location of all MCH_CFG strap
 resistors needs to be close to
 minimize stub.

In Crestline BDS
 Rev.1.0, Render
 Standby Voltage is
 not finalized
 yet(TBD), 1.05V for
 Graphic Voltage
 range(VCC_AGX) is
 between 0.9975V(min.)
 and 1.1025V(max.).
 Vgfx max at 1.1025V @
 8A (estimated)



only resever AT375 not
 support IAMT, but design
 line suggest to connection
 these pin , do not NC


CLKREQ# (MCH drives CLK_REQ#
 to control the PCI-E diff clk
 input itself)

SI-1 modified
 add 150ohm in
 the UMA BOM






PROJECT : AT3
 Quanta Computer Inc.





PROJECT : AT3
Quanta Computer Inc.

Size Custom | Document Number Crestline (VCC, NCTF) | Rev 1A
 Date: Tuesday, January 09, 2007 | Sheet 9 of 48



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number Crestline (VSS)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 11 of 48


Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
 CFG[17:3] Have internal Pull-up
 CFG[18:19] Have internal Pull-down
 Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




XOR /ALLZ /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics


MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



SDVO Present
 Strap define at External DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---






















SDVO/PCIE Concurrent operation


MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---



PROJECT : AT3
 Quanta Computer Inc.










SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm1.
No Vias Between the Trace of PIN to CAP.







SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm2.
No Vias Between the Trace of PIN to CAP.







PCI_DEVICE	DESCRIPTION
1000	G72M/G73M
0110	G72M-Z
0111	G72M-V/G73M-V
others	Reserved



VGACORECTL	G73M
HI	1.0V
LO	1.1V

G72M VRAM Configuration Table




RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infinion
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	

G73M VRAM Configuration Table


RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infinion
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infinion
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infinion
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infinion
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix

YELLOW BLOCK is for G8X chip only

GREEN BLOCK can remove if use G8X




PROJECT : AT3
Quanta Computer Inc.



VREF = FBVDDQ * Rbot / (Rtop + Rbot)









YELLOW BLOCK is for G8X chip only

YELLOW BLOCK is for G8X chip only




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number NVG73M (MEM I/F)	Rev 1A
Date: Tuesday, January 09, 2007		
Sheet 17 of 48		











256Mb : AKD5JGAT*05
512Mb : AKD59G-T*01




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number NVG73M VRAN-1(GDDR2 BGA84)	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 18 of 48		




PROJECT : AT3
Quanta Computer Inc.



Size Custom	Document Number NVG73M VREM-2(GDDR2 BGA84)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 19 of 48




G8X Total power consumption
1.NVDD CORE POWER 1.2 - 1.0
-- 11.01A
2.PCIE VGA1.2V -- 1.75A
3.FBVDQ 1.8V ---- 3.12A
4.VDD I/O 3.3V ---- 0.49A
5.PLL 2.5V ---



For 3.3V swing, we can remove R97, R104 and R98 and replace R7 with 0 Ohm resistor.



RTC





SB Strap

ICH8-M Internal VR Enable strap
(Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---



ICH8-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---



XOR Chain Entrance Strap

ICH_RSVO	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1





PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number ICH7-M HOST(1/4)	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 21 of 48		


NBS/RD1/HW2

MINI CARD PCI-E
EXPRESS CARD (NEW CARD)
MINI CARD PCI-E
SI-2 Add for support RBSON card
PCI-E-LAN




- 15/15mils Place within 500 mils of ICH7
- USB Connector
- USB Connector
- FINGERPRINT
- Carama USB
- Docking
- BLUETOOTH swapped for fix dash issue
- WWAN
- NEW CARD
- USB Connector
- USB Connector
- 25mils/15mils Place within 500 mils of ICH8
- 10P8R-10K

A16 SWAP Override strap




ICH8 Boot BIOS select



PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug









Interrupt I/F



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 22 of 48		



Board ID	15 " PAV UMA 965GM	15" PRE UMA 965GM	15"PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G84MV+256M	17" PAV UMA 965GM
	(0:0:0)	(0:0:1)	(0:1:0)	(0:1:1)	(1:0:0)	(1:0:1)
ID0	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff
ID1	R448 Stuff	R448 Stuff	R688 Stuff	R688 Stuff	R448 Stuff	R448 Stuff
ID2	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R690 Stuff	R690 Stuff

No Reboot strap

HDA_SPKR	Low = Default
	High = No Reboot

SI-2 Change

ACZ_SPKR R41 *10K

SI-1 ADD (wv36 request)

R819 10K/04

SI-1 modify (for board ID select)

Controller Link 0 VREF for IAMT support only

Controller Link 1 VREF for IAMT support only

LAN_RST pin : 1.if used pci LAN please tie to PLTRST# 2.if used PHY LAN please tie to RSMRST#

SI-1 has modified it ,please measure BOM has add(intel checklist add)

SI-1 modified


these pin if unused require 8.2k to 10k pull-up to +3v

SI-2 change from 100ohm to 499 ohm check list -- series 500ohm to IMVP6+

PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number ICH7-M GPIO(3/4)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 23 of 48

1.5V_A 1.5A
1.5V_B 675mA
VCC1.05 1.13A




U42E


A23	VSS[001]	VSS[099]	K7
A5	VSS[002]	VSS[100]	L1
AA2	VSS[003]	VSS[101]	L13
AA7	VSS[004]	VSS[102]	L26
A25	VSS[005]	VSS[103]	L27
AB1	VSS[006]	VSS[104]	L4
AB24	VSS[007]	VSS[105]	L5
AC11	VSS[008]	VSS[106]	M12
AC14	VSS[009]	VSS[107]	M14
AC25	VSS[010]	VSS[108]	M15
AC26	VSS[011]	VSS[109]	M16
AC27	VSS[012]	VSS[110]	M17
AD17	VSS[013]	VSS[111]	M18
AD20	VSS[014]	VSS[112]	M23
AD28	VSS[015]	VSS[113]	M28
AD29	VSS[016]	VSS[114]	M29
AD3	VSS[017]	VSS[115]	M3
AD4	VSS[018]	VSS[116]	N1
AD6	VSS[019]	VSS[117]	N13
AE1	VSS[020]	VSS[118]	N17
AE12	VSS[021]	VSS[119]	N18
AE22	VSS[022]	VSS[120]	N19
AE2	VSS[023]	VSS[121]	N4
AE24	VSS[024]	VSS[122]	N15
AE25	VSS[025]	VSS[123]	N16
AE5	VSS[026]	VSS[124]	N17
AE6	VSS[027]	VSS[125]	N18
AE9	VSS[028]	VSS[126]	N27
AE14	VSS[029]	VSS[127]	N2
AE16	VSS[030]	VSS[128]	N4
AF3	VSS[031]	VSS[129]	N6
AG5	VSS[032]	VSS[130]	P24
AG6	VSS[033]	VSS[131]	P2
AG7	VSS[034]	VSS[132]	P14
AH10	VSS[035]	VSS[133]	P15
AH10	VSS[036]	VSS[134]	P16
AH13	VSS[037]	VSS[135]	P17
AH16	VSS[038]	VSS[136]	P23
AH19	VSS[039]	VSS[137]	P28
AH2	VSS[040]	VSS[138]	P29
AH22	VSS[041]	VSS[139]	R11
AH24	VSS[042]	VSS[140]	R12
AH26	VSS[043]	VSS[141]	R13
AH3	VSS[044]	VSS[142]	R14
AH4	VSS[045]	VSS[143]	R15
AH6	VSS[046]	VSS[144]	R16
AH8	VSS[047]	VSS[145]	R17
AH6	VSS[048]	VSS[146]	R18
AG5	VSS[049]	VSS[147]	R28
B11	VSS[050]	VSS[148]	R4
B17	VSS[051]	VSS[149]	T12
B2	VSS[052]	VSS[150]	T13
B20	VSS[053]	VSS[151]	T14
B22	VSS[054]	VSS[152]	T15
B8	VSS[055]	VSS[153]	T16
C24	VSS[056]	VSS[154]	T17
C26	VSS[057]	VSS[155]	T2
C27	VSS[058]	VSS[156]	U12
C6	VSS[059]	VSS[157]	U13
D12	VSS[060]	VSS[158]	U14
D15	VSS[061]	VSS[159]	U15
D18	VSS[062]	VSS[160]	U16
D2	VSS[063]	VSS[161]	U17
D4	VSS[064]	VSS[162]	U23
E21	VSS[065]	VSS[163]	U26
E24	VSS[066]	VSS[164]	U27
E4	VSS[067]	VSS[165]	U3
E9	VSS[068]	VSS[166]	U13
F15	VSS[069]	VSS[167]	U15
F28	VSS[070]	VSS[168]	V28
F29	VSS[071]	VSS[169]	V29
F7	VSS[072]	VSS[170]	W2
G1	VSS[073]	VSS[171]	W2
G2	VSS[074]	VSS[172]	W26
G2	VSS[075]	VSS[173]	W27
G10	VSS[076]	VSS[174]	Y28
G13	VSS[077]	VSS[175]	Y4
G23	VSS[078]	VSS[176]	Y4
G25	VSS[079]	VSS[177]	Y4
G25	VSS[080]	VSS[178]	Y4
G26	VSS[081]	VSS[179]	AB3
G27	VSS[082]	VSS[180]	AB5
H25	VSS[083]	VSS[181]	AB6
H28	VSS[084]	VSS[182]	AD5
H29	VSS[085]	VSS[183]	L4
H3	VSS[086]	VSS[184]	W24
H6	VSS[087]	VSS[185]	W24
J1	VSS[088]	VSS_NCTF[01]	A1
J25	VSS[089]	VSS_NCTF[02]	A2
J26	VSS[090]	VSS_NCTF[03]	A28
J27	VSS[091]	VSS_NCTF[04]	A29
J4	VSS[092]	VSS_NCTF[05]	AH1
J5	VSS[093]	VSS_NCTF[06]	AH29
K23	VSS[094]	VSS_NCTF[07]	AH1
K28	VSS[095]	VSS_NCTF[08]	AJ28
K29	VSS[096]	VSS_NCTF[09]	AJ29
K3	VSS[097]	VSS_NCTF[10]	AJ29
K6	VSS[098]	VSS_NCTF[11]	B29
		VSS_NCTF[12]	

SI-1 modified
for fix CRT
rise time
issue

CRT SWITCH
SI-1 modified
for fix CRT
rise time
issue






inputs	function
/E	SET
L	L
L	H
H	X
	Y - port 0
	Y - port 1
	Disconnect




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number CRT/TV_OUT	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 25 of 48		



DB "short" and reserve common mode choke pads for EMI final tune





HDMI PORT





PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number LCD CONN/HDMI CONN	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 26 of 48


5 IN1 CARD READER XD, MMC/SD, MS/MSP




bom create 2'nd source



SCREW HOLE




EMI PAD




moden cable sprig

	PROJECT : AT3 Quanta Computer Inc.		
	Size Custom	Document Number CARD READER/HOLE	Rev 1A
	Date: Tuesday, January 09, 2007		Sheet 27 of 48


Serial EEPROM



* NOT Use EEPROM : R199 : installed (57pin pull hi) R207,U15,C198 : NOT installed * Use EEPROM : R207,U15,C198 : installed R199 : NOT installed (57 pin pull low)




* TPA/TPA#, TPB/TPB# pair trace : As close as possible. * TPA/TPA#, TPB/TPB# pair trace : Same length electrically. And layout with shields. * Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).





PROJECT : AT3 Quanta Computer Inc.


Table with project details: Size Custom, Document Number RICOH832 Controller, Rev 1A, Date: Tuesday, January 09, 2007, Sheet 28 of 48.



PCI / OTHER



IEEE1394/MEM CARD








AS CLOSE AS POSSIBLE TO R5C832 ADD GND shield

SI-2 modified add 0ohm


CoreLogic CLKRUN# When CLKRUN# is controlled by system, the pull-down resistor(R14) dose not need to apply.

When HWSPND# is controlled by system, the pull-up resistor(R2) dose not need to apply.


(80 mils) 1394 AVDD



INT. SPEAKER




AUDIO AMPLIFIER




0312 Gain Table


GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB



PCSPK BEEP



LINE OUT Amplifier




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number JACK/AMP_TAP0312	Rev 1A
Date: Tuesday, January 09, 2007		
Sheet 30 of 48		

No Ground Plane In DAA Section

Homologation Area



DESIGN SUBJECT TO CHANGE


SILICON LABORATORIES CONFIDENTIAL




PROJECT : AT3
 Quanta Computer Inc.

Size Custom	Document Number MODEM(DAA)	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 31 of 48		


CD-ROM




USBX2




USB 0







USBX1



USB 1




SATA_1 CONNECTOR



T: Stuffed for RTL8111B(10/100/1000)


giga LAN part number AJ081110006

E: Stuffed for 8101E(10/100)




R21 value should be 2.49K (1%) for 8111B/8111C application. R21 should be 2.0K(1%) for 8101E application

BLOCK A is only for RTL8101E application.





Block A

SI-1 modified to fix giga LAN LED issue



T : Stuffed for RTL8111B(10/100/1000)


E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V

	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A




PROJECT : AT3
Quanta Computer Inc.


Size A3	Document Number LAN POWER	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 34 of 48		

SATA_2 CONNECTOR


For 17" W Second HDD



NEWCARD




BLUETOOTH




PROJECT : AT3
Quanta Computer Inc.






Size Custom	Document Number NEW CARD/BT	Rev 1A
Date: Tuesday, January 09, 2007		
Sheet 35 of 48		






SI-2 modified for fix s3 not support wireless LED



FOR CAP SW BOARD CONN










KEYBOARD PULL-UP











PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number LED/KEYBOARD/SW	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 36 of 48





CABLE DOCK



support 6A 200mils
CX000480005




FAN




Mini PCI-E Card 1 WLAN



MINI PCI TYPE III SLOT





DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW




Place these CAPs close to FETs

Place these CAPs close to FETs

5 Volt +/- 5%
 Countinue current:8A
 Peak current:11A
 OCP minimum 13A


3.3 Volt +/- 5%
 Countinue current:5A
 Peak current:7.5A
 OCP minimum 10A


Max Power Consumption 1.6W




+1.5 Volt +/- 5%
Countinue current:6.5A
Peak current:8.5A
OCP minimum 10A

+1.05 Volt +/- 5%
Countinue current:13A
Peak current:16A
OCP minimum 20A



 NBS/RD1/HW2	PROJECT : AT3 Quanta Computer Inc.		
	Size Custom	Document Number +-1.5V & VCCP+1.05V(MAX8743)	Rev 1A
	Date: Tuesday, January 09, 2007		Sheet 43 of 48




Sense lines are 18 mil wide, Z0=27.4 Ohm.
 Use differential routing with 7 mil spacing.
 Route external layer with solid GND reference
 (no split planes).
 Use 25 mil separation from any other signal.

Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.


(44A)

SI-2 add in CPU socket

	PROJECT : AT3 Quanta Computer Inc.		
	Size Custom NBS/RD1/HW2	Document Number CPU_CORE(MAX8771)	Rev 1A
Date: Tuesday, January 09, 2007			Sheet 44 of 48

1.1 Volt +/- 5%
 Countinue current:11A
 Peak current:13.5A
 OCP minimum 17A


to external
 VGA core
 power




V_PWRCNTL	NVIDIA G3
HI	1.0V
LO	1.1V

TON=REF, F= 450KHz
 TON=OPEN, F= 300KHz
 1.5UH--DCR=4.2mOHM
 Current limit =:17A


$$V_{cs} = I_L(A) * L_DCR(mOHM) = V_ILIM(mV) / 10$$







$$V_{out1} = (1 + R1/R2) * 0.5$$





For Discrete Only



PROJECT : AT3 Quanta Computer Inc.		
Size Custom	Document Number DDR11 1.8VSUS/SMDDR_VTERM	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 46 of 48		





PROJECT : AT3
Quanta Computer Inc.

Size B	Document Number KB3926	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 48 of 48		

KB3926