


Compal Confidential

PBL20 Project

LA-6772P REV 1.0 Schematic


Intel Sandy Bridge/Cougar Point (UMA)
2010-12-07 Rev. 1.0

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Date: Tuesday, December 07, 2010		



- Function/B page 29
- Power/B page 34
- Touch Pad/B page 34
- RTC CKT. page 36
- DC/DC Interface CKT. page 35
- Power Circuit DC/DC page 36, 37, 38, 39, 40, 41, 42, 43, 44

Security Classification		Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL20 LA6772P M/B	
				Date:	Tuesday, December 07, 2010
				Sheet	2 of 45
				Rev	1.0



Security Classification	Compal Secret Data			Compal Electronics, Inc. Power Map					
Issued Date	2010/05/17	Deciphered Date	2011/05/17						
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Date	Tuesday, December 07, 2010	Sheet	3	of	45
				Size	Document Number	Rev			
			PBL20 LA6772P M/B			1.0			

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SIGNAL							Clock
		SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b





EC SM Bus2 address

Device	Address
--------	---------

PCH SM Bus address


Device	Address
Clock Generator (9LV53199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

Security Classification	Compal Secret Data			Title Compal Electronics, Inc. Notes List		
Issued Date	2010/05/17	Deciphered Date	2011/05/17			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL20 LA6772P M/B	Rev 1.0
				Date: Tuesday, December 07, 2010	Sheet	4 of 45



Security Classification	Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	PROCESSOR(I7) PM,FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. PBL20 LA6772P M/B Rev 1.0
Date:	Tuesday, December 07, 2010	Sheet	5	of 45

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms



eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

Intel(R) FDI

eDP



- PEG_ICOMPI J22
- PEG_ICOMPO J21
- PEG_RCOMP J22
- PEG_RX#[0] K33
- PEG_RX#[1] M35
- PEG_RX#[2] L34
- PEG_RX#[3] J35
- PEG_RX#[4] J32
- PEG_RX#[5] H34
- PEG_RX#[6] H31
- PEG_RX#[7] G33
- PEG_RX#[8] G30
- PEG_RX#[9] F34
- PEG_RX#[10] E32
- PEG_RX#[11] D33
- PEG_RX#[12] D31
- PEG_RX#[13] B33
- PEG_RX#[14] C32
- PEG_RX#[15] H33
- PEG_RX#[1] K34
- PEG_RX#[2] H35
- PEG_RX#[3] H32
- PEG_RX#[4] G34
- PEG_RX#[5] G31
- PEG_RX#[6] F33
- PEG_RX#[7] F30
- PEG_RX#[8] E35
- PEG_RX#[9] E33
- PEG_RX#[10] E32
- PEG_RX#[11] D34
- PEG_RX#[12] D31
- PEG_RX#[13] C33
- PEG_RX#[14] B32
- PEG_RX#[15] M28
- PEG_TX#[0] M32
- PEG_TX#[1] M31
- PEG_TX#[2] L32
- PEG_TX#[3] L29
- PEG_TX#[4] K28
- PEG_TX#[5] K28
- PEG_TX#[6] J30
- PEG_TX#[7] J28
- PEG_TX#[8] J27
- PEG_TX#[9] G28
- PEG_TX#[10] G28
- PEG_TX#[11] F28
- PEG_TX#[12] F28
- PEG_TX#[13] E26
- PEG_TX#[14] E25
- PEG_TX#[15] M28
- PEG_TX#[0] M33
- PEG_TX#[1] M30
- PEG_TX#[2] L31
- PEG_TX#[3] L28
- PEG_TX#[4] K27
- PEG_TX#[5] K27
- PEG_TX#[6] J29
- PEG_TX#[7] J27
- PEG_TX#[8] H28
- PEG_TX#[9] G28
- PEG_TX#[10] F28
- PEG_TX#[11] F28
- PEG_TX#[12] F27
- PEG_TX#[13] E26
- PEG_TX#[14] E25
- PEG_TX#[15] M28

Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date
		2011/05/17

Title		
Compal Electronics, Inc.		
PROCESSOR(2/7) DMI,FDI,PEG		
Size	Document Number	Rev
Custom	PBL20 LA6772P M/B	1.0


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date:	Tuesday, December 07, 2010	Sheet	6	of	45
-------	----------------------------	-------	---	----	----



Security Classification	Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Compal Electronics, Inc.
				PROCESSOR(3/7) DDRIII
Size	Customer	Document Number	Rev	
		PBL20 LA6772P M/B	1.0	
Date:	Tuesday, December 07, 2010	Sheet	7	of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






- 94A
- AG35 VCC1
 - AG34 VCC2
 - AG33 VCC3
 - AG32 VCC4
 - AG31 VCC5
 - AG30 VCC6
 - AG29 VCC7
 - AG28 VCC8
 - AG27 VCC9
 - AG26 VCC10
 - AF35 VCC11
 - AF34 VCC12
 - AF33 VCC13
 - AF32 VCC14
 - AF31 VCC15
 - AF30 VCC16
 - AF29 VCC17
 - AF28 VCC18
 - AF27 VCC19
 - AF26 VCC20
 - AD35 VCC21
 - AD34 VCC22
 - AD33 VCC23
 - AD32 VCC24
 - AD31 VCC25
 - AD30 VCC26
 - AD29 VCC27
 - AD28 VCC28
 - AD27 VCC29
 - AD26 VCC30
 - AC35 VCC31
 - AC34 VCC32
 - AC33 VCC33
 - AC32 VCC34
 - AC31 VCC35
 - AC30 VCC36
 - AC29 VCC37
 - AC28 VCC38
 - AC27 VCC39
 - AC26 VCC40
 - AA35 VCC41
 - AA34 VCC42
 - AA33 VCC43
 - AA32 VCC44
 - AA31 VCC45
 - AA30 VCC46
 - AA29 VCC47
 - AA28 VCC48
 - AA27 VCC49
 - AA26 VCC50
 - Y4 VCC51
 - Y3 VCC52
 - Y2 VCC53
 - Y1 VCC54
 - X4 VCC55
 - X3 VCC56
 - X2 VCC57
 - X1 VCC58
 - V4 VCC59
 - V3 VCC60
 - V2 VCC61
 - V1 VCC62
 - V0 VCC63
 - V0 VCC64
 - V0 VCC65
 - V28 VCC66
 - V28 VCC67
 - V27 VCC68
 - V26 VCC69
 - V26 VCC70
 - U35 VCC71
 - U34 VCC72
 - U33 VCC73
 - U32 VCC74
 - U31 VCC75
 - U30 VCC76
 - U29 VCC77
 - U28 VCC78
 - U27 VCC79
 - U26 VCC80
 - R35 VCC81
 - R34 VCC82
 - R33 VCC83
 - R32 VCC84
 - R31 VCC85
 - R30 VCC86
 - R29 VCC87
 - R28 VCC88
 - R27 VCC89
 - R26 VCC90
 - P35 VCC91
 - P34 VCC92
 - P33 VCC93
 - P32 VCC94
 - P31 VCC95
 - P30 VCC96
 - P29 VCC97
 - P28 VCC98
 - P27 VCC99
 - P26 VCC100

PEG AND DDR

CORE SUPPLY


SENSE LINES



Sandy Bridge_rPGA_Rev1p0


Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date
		2011/05/17
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		



Compal Electronics, Inc.		
PROCESSOR(4/7) PWR,BYPASS		
Title	Document Number	Rev
	PBL20 LA6772P M/B	1.0
Date:	Tuesday, December 07, 2010	Sheet 8 of 45



CFG Straps for Processor






PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





Security Classification		Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Compal Electronics, Inc.	
				PROCESSOR(7/7) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				PBL20 LA6772P M/B	
				Date:	Tuesday, December 07, 2010
				Sheet	11 of 45

All VREF traces should have 10 mil trace width




Layout Note:
Place near JDIMMB



Layout Note:
Place near JDIMMB.203, 204

Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date
		2011/05/17
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

Compal Electronics, Inc.		
DDR18 DIMMB		
Size	Document Number	Rev
Custom	PBL20 LA6772P M/B	1.0
Date:	Tuesday, December 07, 2010	Sheet 13 of 45




Use internal Clock first, reseve external clock.




Standard
 IDT: 9LRS3199AKLFT, SA000030P00
 SILEGO: SLG8SP587V(WF), SA00002XY10

PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Clock Generator (CK505) PBL20 LA6772P M/B Rev 1.0
Date:	Tuesday, December 07, 2010	Sheet	14	of 45



LCD/PANEL BD. Conn.







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				PBL20 LA6772P M/B	
				Date:	Tuesday, December 07, 2010 Sheet 15 of 45




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector	
Size	Custom	Document Number	PBL20 LA6772P M/B		Rev
Date:	Tuesday, December 07, 2010	Sheet	16	of	45


For EMI
Change 90 ohm
P/N:SM07000K00












<21> PCIE_MTX_GRX_HDMI_N3	CV1781	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXC-
<21> PCIE_MTX_GRX_HDMI_N0	CV1741	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXD0-
<21> PCIE_MTX_GRX_HDMI_N1	CV1721	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXD1-
<21> PCIE_MTX_GRX_HDMI_N2	CV1791	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXD2-
<21> PCIE_MTX_GRX_HDMI_P3	CV1761	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXC+
<21> PCIE_MTX_GRX_HDMI_P0	CV1751	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXD0+
<21> PCIE_MTX_GRX_HDMI_P1	CV1731	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXD1+
<21> PCIE_MTX_GRX_HDMI_P2	CV1771	2	0.1U_0402_16V7K_HDMI@	VGA_DVI_TXD2+








HDMI Connector







Security Classification	Compal Secret Data			Title
Issued Date	2010/05/17	Deciphered Date	2011/05/17	PCH (2/8) PCIE, SMBUS, CLK
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size: Custom Document Number: PBL20 LA6772P M/B Date: Tuesday, December 07, 2010 Sheet: 19 of 45







Can be left NC when IAMT is not support on the platform


Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date
		2011/05/17

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
PCH (3/8) DMI, FDI, PM,		
Size	Document Number	Rev
Custom	PBL20 LA6772P M/B	1.0
Date:	Tuesday, December 07, 2010	Sheet 20 of 45






Pull high at LVDS conn side.



Security Classification	Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer
				PCH (4/9) LVDS,CRT,DP,HDMI
				PBL20 LA6772P M/B
				Rev 1.0
				Date: Tuesday, December 07, 2010 Sheet 21 of 45



DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH
	Set to Vss when LOW



	GPIO43	GPIO42	GPIO41
PBL00	0	0	0
PBL01	0	0	1
PBL10	0	1	0
PBL11	0	1	1
PBL20	1	0	0
PBL21	1	0	1


Boot BIOS Strap bit1 BBS1			
	Bit11	Bit10	Boot BIOS Destination
BBS bit1 /BBS bit0	0	1	Reserved
	1	0	PCI
	1	1	SPI *
	0	0	LPC

Security Classification	Compal Secret Data		
Issued Date	2010/05/17	Deciphered Date	2011/05/17


Compal Electronics, Inc.
PCH (5/9) PCI, USB, NVRAM

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







Size: Custom
 Date: Tuesday, December 07, 2010
 Sheet: 22 of 45
 Rev: 1.0



GPI028
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




PCH_GPIO27 (Have internal Pull-High)
★ High: VCCVRM VR Enable
Low: VCCVRM VR Disable




INIT3_3V
This signal has weak internal PU, can't pull low
Intel schematic review recommend.

Security Classification	Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Tuesday, December 07, 2010				Sheet 23 of 45

Compal Electronics, Inc.
PCH (6/9) GPIO, CPU, MISC
PBL20 LA6772P M/B
Rev 1.0




PCH Power Rail Table		
Voltage Rail	Voltage	SO Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06



Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date 2011/05/17
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title: PCH (719) PWR		
Size Custom	Document Number: PBL20 LA6772P M/B	Rev: 1.0
Date: Tuesday, December 07, 2010	Sheet: 24	of 45





VCC3_3 = 266mA detail waiting for newest spec
 VCCDMI = 42mA detail waiting for newest spec

Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date
		2011/05/17


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title			Compal Electronics, Inc.	
PCH (8/9) PWR				
Size	Document Number	Rev		
Custom	PBL20 LA6772P M/B	1.0		
Date:	Tuesday, December 07, 2010	Sheet	25	of 45




Security Classification	Compal Secret Data		2011/05/17	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title PCH (9/9) VSS			Customer PBL20 LA6772P M/B	
Date: Tuesday, December 07, 2010			Sheet 26 of 45	


SATA HDD1 Conn.




SATA ODD Conn




13.3" HDD



13.3" ODD





Smart Card




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	HDD & ODD Connector			
Size	Custom	Document Number	PBL20 LA6772P M/B	Rev
Date:	Tuesday, December 07, 2010	Sheet	27	of 45

SPI ROM For Basic ME ROM size (w/o Braidwood & system BIOS): 4MByte




Security Classification	Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	SPI ROM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number PBL20 LA6772P M/B
				Rev 1.0
				Date: Tuesday, December 07, 2010 Sheet 28 of 45

Left USB




Function Board




HeadPhone/LINE Out JACK
Ext.MIC/LINE IN JACK


Smart Card and New Card















Slot 1 Half PCIe Mini Card-WLAN & BT2.0






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Function Board/Left USB Port/WLAN/BT
Size	Custom	Document Number	PBL20 LA6772P M/B	Rev
Date:	Tuesday, December 07, 2010	Sheet	29	of 45




	RTL8105E	RTL8111E
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	1K ohm Pull-high	




Security Classification	Compal Secret Data			Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	RTL8105E/8111E	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date	
Custom	PBL20 LA6772P M/B	1.0		Tuesday, December 07, 2010	
			Sheet 30 of 45		




Ext.MIC/LINE IN JACK




Speaker Connector





Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
SENSE B	5.1K	PORT-D (PIN 35, 36)	
	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	Int. MIC
	10K	PORT-H (PIN 37)	
	5.1K	PORT-I (PIN 32, 33)	



Beep sound





3 in 1 Card Reader




KEYBOARD CONN.


For EMI	Component	Value
KSO17	C809	100P_0402_50V8J
KSO16	C806	100P_0402_50V8J
KSO10	C803	100P_0402_50V8J
KSO11	C804	100P_0402_50V8J
KSO12	C805	100P_0402_50V8J
KSO15	C807	100P_0402_50V8J
KSI7	C808	100P_0402_50V8J
KSI2	C810	100P_0402_50V8J
KSI3	C811	100P_0402_50V8J
KSI4	C824	100P_0402_50V8J
KSI5	C826	100P_0402_50V8J
KSI6	C823	100P_0402_50V8J
KSI5	C825	100P_0402_50V8J
KSI1	C871	100P_0402_50V8J
KSO2	C822	100P_0402_50V8J
KSO1	C793	100P_0402_50V8J
KSO4	C791	100P_0402_50V8J
KSO3	C792	100P_0402_50V8J
KSO5	C795	100P_0402_50V8J
KSO14	C796	100P_0402_50V8J
KSO6	C797	100P_0402_50V8J
KSO7	C798	100P_0402_50V8J
KSO8	C799	100P_0402_50V8J
KSO13	C800	100P_0402_50V8J
KSO8	C801	100P_0402_50V8J
KSO9	C802	100P_0402_50V8J



SPI Flash (1MByte*1)





Lid SW




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title
				RTS5138 CR/KB/EC SPI/LID
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Custom Document Number: PBL20 LA6772P M/B Rev: 1.0
Date: Tuesday, December 07, 2010				Sheet: 32 of 45

For ESD
P/N:SCA0000W00




For ESD
P/N:SCA00001900




TOP Side
Bottom Side


LED




BT/WLAN LED



ISPD




Screw Hole





JWLAN



CPU




PCB Fedical Mark PAD









For ESD
P/N:SCA0000W00

For ESD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/05/17		Title	
		Deciphered Date		2011/05/17	
				Power B/TP/LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B		Document Number	
				PBL20 LA6772P M/B	
				Rev 1.0	
		Date: Tuesday, December 07, 2010		Sheet 34 of 45	



DCIN jack P/N:DC301008L00
need double confirm P/N with ME

<http://hobi-elektronika.net>


Pin under CPU bottom side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C



If EC use 3VL and can not detect VGATE,
must connect ENO


**Install when EC use +3VL
and SUSP was Pull high to +3VL.**

Reserve when EC use +3VALW.




**Reserve when EC use +3VL.
Install when EC use +3VALW.**

(120mA, 40mils, Via NO.= 1)



**Reserve when EC use +3VL.
Install when EC use +3VALW.**

RTC Battery




SP093MX000
Change RTC For Cost Down

Must close PBJ1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / BATT CONN / OTP	
Size	Document Number	NCL61 LA-6321P M/B		Rev 1.0	
Date:	Tuesday, December 07, 2010	Sheet	36	of 45	

need change since ME limit <http://hobi-elektronika.net>




CP= 85%*Iada;
 Iada=0~4.737A (90W); CP=4.03A; where Ractdet=0.020ohm, where Rtop=12.4K
 90W for Dis: Rtop: SD00000AJ80
 Iada=0~3.421A (65W); CP=2.91A; where Ractdet=0.020ohm, where Rtop=226K
 65W for UMA: Rtop: SD034226380
 Astro2010_01_15 need confirm P/N

CP mode
 $V_{acli} = V_{REF} * (R_{bot} / (R_{internal} / (R_{top} / (R_{internal} + R_{bot} / R_{internal})))$
 when 90W $V_{acli} = 2.39 * (20K / (152K / (20K / (152K + 12.4K / 152K))) = 1.44966V$
 when 65W $V_{acli} = 2.39 * (20K / (152K / (20K / (152K + 226K / 152K))) = 0.38914V$
 $I_{input} = (1 / R_{actdet}) * ((0.05 * V_{acli} / V_{REF} + 0.05))$
 when 90W, $I_{input} = (1 / 0.02) * (0.05 * 1.44966 / 2.39 + 0.05) = 4.02A$
 when 65W, $I_{input} = (1 / 0.02) * (0.05 * 0.38914 / 2.39 + 0.05) = 2.92A$

CC=0.25A-3A
 IREF=1.016*Icharge
 IREF=0.254V-3.048V
 VCHLIM need over 95mV


CHGVADJ=(Vcell-4)/0.10627

Vcell	CHGVADJ
4V	0V
4.2V	1.882V



Security Classification		Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date	2011/05/17
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
CHARGER			
Size	Document Number	Rev	
	NCL61 LA-6321P M/B	1.0	
Date:	Tuesday, December 07, 2010	Sheet	37 of 45




EC:+3VL, reserve PR319, install PR318, PR320 100K
 EC:+3VALW, reserve PR318, install PR319, PR320 40.2K

Security Classification	Compal Secret Data	
Issued Date	2010/05/17	Deciphered Date
		2011/05/17

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
3.3VALWP/5VALWP		
Size	Document Number	Rev
Custort	PBL20 LA6772P MB	1.0
Date:	Tuesday, December 07, 2010	Sheet 38 of 45





<Vo=1.8V> VFB=0.6V
 $V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$


<9,28,29,33,35,41,43> SUSP#





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number			Rev	
	NCL61 LA-6321P M/B			1.0	
Date:	Tuesday, December 07, 2010	Sheet	39	of	45




Security Classification		Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	+1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL20 LA6772P M/B	
				Date:	Tuesday, December 07, 2010
				Sheet	40 of 45
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	PWR+1.05VSP/+VCCPP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL20 LA6772P M/B
Date:	Tuesday, December 07, 2010	Sheet	41	of	45
Rev	1.0				




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.75VSP	
				Size	Document Number
				Date:	Tuesday, December 07, 2010
				Sheet	42 of 45



VID[0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title	PWR+VCCSAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL20 LA6772P M/B
Date:	Tuesday, December 07, 2010	Sheet	43	of	45
Rev	1.0				



Alert# PU resistor need close CPU, so the PU resistor in HW schematic. but DAT and CLK need close PWM-IC, so the PU resistor in POWER schematic.

Security Classification	Compal Secret Data		Title	
Issued Date	2010/05/17	Deciphered Date	2011/05/17	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number		PWR-CPU CORE	
C	PBL20 LA6772P M/B		Rev 1.0	
Date:	Tuesday, December 07, 2010	Sheet	44	of 45

PIR (Product Improve Record)

PBL20 LA-6772P SCHEMATIC CHANGE LIST
REVISION CHANGE:

Revision Change: 0.1 to 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	08/03	17	DELETE U47, C869, R1530 and R572	For HDMI detect issue
2	08/03	17	Change R573 to 20K	For HDMI detect issue
3	08/03	31	Change RA16 to 39.2K	For Headphone detect issue
4	08/03	15	DELETE L25, C320 and C401	For cost down
5	08/04	31	Add RA19	For Headphone detect issue
6	08/20	5	Delete R61, R63, R206, R257, R208, R261, R259 and C16	For remove XDP connector
7	08/20	7	Add C233 and C232	For DDR3 1333 EMI issue
8	08/20	15	Delete L25, C401 and C320	For cost down
9	08/20	17	Delete U10, R405, R407, R410, R705, R409, R408, R406, R411, R403, R404, R402, R221, R253, R254, R412, R413, R414 and R222	Remove level shift for cost down
10	08/20	19	Add C499 and C500	For add new card function
11	08/20	19	Delete R258 and R260	For remove XDP connector
12	08/20	23	Add R425	ODD_EN# pull-up 10K to +3VS
13	08/20	28	Add R303, R46 and R61	For SPI and ME ROM
14	08/20	29	Add JSMART connector	For add smart card connector
15	08/20	29	Add JNEW	For add new card connector
16	08/20	29	Add R127, R28 and R129	For support intel W/L
17	08/20	29	Add R132, R133, R136, R137, R130 and R131	For SW GPIO common
18	08/20	33	Delete X1, C751 and C752	For cost down
19	08/20	34	Add D20	For ESD issue

Revision Change: 0.2 to 0.3

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	09/01	34	Add R515	PWR_USB_EN# pull-up 10K to +3VALW
2	09/01	5	Add C16	FOR ESD issue
3	09/02	35	Add C880, C889, C890, C881, C882, C883, C879, C884, C885, C886, C887 and C888	FOR ESD issue
4	10/06	34	Add D25	For USB issue
5	10/11	18	Add R172	For Power Saving
6	10/14	27	Add R835 and R836	For smart card with ODD
7	10/14	29	Add R837 and R838	For smart card with ODD
8	10/18	30	Add D6 and D7	For ESD issue
9	10/20	33	Add R743	For common design
10	10/20	22	Add R318	For add TPM 1.2
11	10/20	28	Add C764, C765, U37, R733, R726, R659, R662, R661, R665, R772, R669, C768, R668, C766, C767 and Y4	For add TPM 1.2

Revision Change: 0.3 to 1.0

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	12/01	29	Change JNEW conn.	For ME
1	12/03	33	Add R117, R749 and R750	For EC
1	12/01	29	Add D22	For USB power switch issue

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/05/17	Deciphered Date	2011/05/17	Title HW-PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				PBL20 LA6772P M/B		1.0
Date: Tuesday, December 07, 2010				Sheet	45	of 45