BOM MARK
SA@ SATA 璀ゲ
PA@ PATA 璀ゲ
3@ 3G 璀ゲ

ZH3

ZH3 ASSY P/N :31ZH3MB0008
ZH3 MB C/S ASSY P/N: 41ZH3CS0001
ZH3 MB S/S ASSY P/N: 51ZH3SS0003

AMD S1
Turion 64 Rev.F Dual-Core/
Sempron Rev.F Single-Core
Dual-Core 35W / Single-Core 25W
(638 S1g1 socket)
PG 3,4,5,6

DDRII-SODIMM1 PG 7,8
DDRII-SODIMM2 PG 7,8
533/ 667 MHZ DDR II

CPU THERMAL SENSOR Page 5

HT_LINK

RS485
465 FCBGA
PG 9,10,11,12

Mini Card (WLAN) PCIE3 & USB4
PCI Express Mini Card PG 19
PCI-E, 1X

Express Card PCIE2 & USB5
NEW CARD PG 31
PCI-E, 1X
USB 2.0 * 1(USB5)

DVO → DVI TI TFP513PAP Page : 29 → DVI → Docking Page : 30
TVOUT → EXT_CRT → Docking Page : 30
RGB → CRT Switch SN74CBTLV3257PWR Page : 16 → INT_CRT → CRT Page : 16
LVDS → LVDS Page : 16

A_LINK

SB460
549 BGA
PG 14,15,16,17

SATA - HDD PG 23
PATA - HDD PG 23
SATA0
PATA 100

USB2.0 (P0~P7)
Bluetooth USB7 PG 20
USB2.0 I/O Port X3 USB0 & USB1& USB2 PG 20
DSC USB I/F USB6 PG 16

HOST 133/166MHz
PCIE 100MHz
VGA 96MHz
USB 48MHz
REF 14MHz
CLOCK GENERATOR
ICS951462
PG 2

PCI Bus 33MHz

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7412	AD25	REQ0# / GNT0#	INT E/F/G#
5788M	AD20	REQ2# / GNT2#	INT G#

BROADCOM 10/100/1G LAN
5788M PG 17
BOTHHAND TRANSFORMER PG 18
RJ45 PG 18

AD25
REQ0# / GNT0#
INT E/F/G#
OSC 48MHZ
TI PCMCIA+1394 +6 IN 1
PCI7412
Page :21~22
1394 Page: 21
5 IN 1 Page: 22
PCMCIA Page: 22

Azalia
Azalia Audio PG 24
Amplifier MAX4411 PG 25
Amplifier MAX9755A PG 25
Azalia MDC PG 24
MIC. PG 25
H.P/SPDIF PG 25
INT. S.P. PG 25
MODEM RJ 11 PG 18

LPC
G-SENSOR KXP84-0200 Page : 23
KBC NS97551 PG 27
NS SIO (87383) Page : 26
X-Bus
K/B CONN. PG 28
Touch Pad PG 28
Flash ROM PG 27
FIR Page : 26

VCC_CORE → CPU VR PG 30
+1.2V, +VCCP → +1.2V +VCCP PG 31
+1.8VSUS, +1.8V, SMDDR_VTERM → +1.8VSUS SMDDR VTERM PG 32
+3VPCU, +3V_S5, +3VSUS, +5VSUS, +5V, +12V → 3V/5V PG 33
VIN → CHARGER PG 34

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	BLOCK DIAGRAM	D
Date: Wednesday, June 28, 2006	Sheet 1 of 36	





1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800

2- PUT DECOUPLING CAPS CLOSE TO Clock Gen.POWER PIN



CLKREQA# Controls SRC5,6,7
CLKREQB# Controls SRC2,3,4,ATIG3
CLKREQC# Controls SRC0,1,ATIG0,1,2

EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock

<OrgName>
<Org Adr1>
<Org Adr2>
<Org Adr3>
<OrgAdr>

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	CLOCK GENERATOR	D
Date: Thursday, July 06, 2006	Sheet 2 of 36	

PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE





LAYOUT: Place bypass cap on topside of board

NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS
PLACE CLOSE TO VLDT0 POWER PINS

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 HT I/F	D

Date: Wednesday, June 28, 2006 Sheet 3 of 36

Processor DDR2 Memory Interface

VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE

PLACE THEM CLOSE TO CPU WITHIN 1"

U20B — DDR II: CMD/CTRL/CLK

Athlon 64 S1 Processor Socket

U20C — DDR: DATA

Athlon 64 S1 Processor Socket

To SODIMM socket B (Far)

To SODIMM socket A (near)

PROJECT :ZH3		
Quanta Computer Inc.		
Size	Document Number: ATHLON64 DDRII MEMORY I/F	Rev: D
Date: Thursday, June 29, 2006	Sheet 4 of 36	

ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.

CPU_VDDA_RUN

CPU_VDDA_RUN, L65 BLM18PG330SN1D, +2.5V
C532 4.7U/6.3V_6, C98 22U/6V_4, C88 3900p/25V_4, C533 100U/6.3V_3528

2 CPUCLK — C541 3900p/25V_4 — CPU_CLKIN_SC_P
R345 169F
2 CPUCLK# — C537 3900p/25V_4 — CPU_CLKIN_SC_N

If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300- (±5%) pulldown to VSS.

+1.8V — R308 *300 — R309 *300 — R311 300_4 — CPU_SIC_R, CPU_SID_R

VLDT_RUN — place them to CPU within 1"
R47 44.2F_4, R46 44.2F_4
CPU_HTREF1 P6, CPU_HTREF0 R6
T20, T11
31 COREFB+V, 31 COREFB- — To Power
T36 CPU_VDDIO_SUS_FB_H, T28 CPU_VDDIO_SUS_FB_L
CPU_CLKIN_SC_P A9, CPU_CLKIN_SC_N A8

+1.8VSUS — R52 300_4

U20D

CPU_VDDA_RUN — F8 VDDA2, F9 VDDA1
T88 CPU_HT_RESET# — B7 RESET_L
T89 CPU_ALL_PWROK — A7 PWROK
T38 CPU_LDTSTOP# — F10 LDTSTOP_L
CPU_SIC_R AF4 SIC, CPU_SID_R AE5 SID
HT_REF1, HT_REF0
VDD_FB_H F6, VDD_FB_L E6
VDDIO_FB_H W9, VDDIO_FB_L Y9
CLKIN_H A9, CLKIN_L A8
CPU_DBRDY G10 DBRDY
CPU_TMS AA9 TMS, CPU_TCK AC9 TCK, CPU_TRST# AD9 TRST_L, CPU_TDI AE9 TDI
TDO AE9 — CPU_TDO
DBREQ_L E10 — CPU_DBREQ#
THERMTRIP_L AF6 — H_THERMTRIP#
PROCHOT_L AC7 — H_PROCHOT#
VID5 A5, VID4 C6, VID3 A6, VID2 A4, VID1 C5, VID0 B5
CPU_PRESENT_L AC6 — CPU_PRESENT#
PSI_L A3 — PSI_L — T22

PSI_L is a Power Status Indicator signal. This signal is asserted when the processor is in a low powerstate. PSI_L should be connected to the power supply controller, if the controller supports "skipmode, or diode emulation mode". PSI_L is asserted by the processor during the C3 and S1 states.

TEST29_H C9, TEST29_L C8 — CPU_TEST29_H_FBCLKOUT_P — R59 80.6F — CPU_TEST29_L_FBCLKOUT_N
ROUTE AS 80 Ohm DIFFERENTIAL PAIR PLACE IT CLOSE TO CPU WITHIN 1"

CPU_TEST25_H_BYPASSCLK_H E9, CPU_TEST25_L_BYPASSCLK_L E8, CPU_TEST19_PLLTEST0 G9, CPU_TEST18_PLLTEST1 H10, AA7, C2
T12 CPU_TEST17_BP3 D7, T19 CPU_TEST15_BP2 E7, CPU_TEST15_BP1 F7, CPU_TEST14_BP0 C7, CPU_TEST12_SCANSHIFTENB AC8
T17 CPU_TEST07_ANALOG_T C3, T32 CPU_TEST6_DIECRACKMON AA6, CPU_TEST5_THERMDC W7, CPU_TEST4_THERMDA W8, T14 CPU_TEST3_GATE0 Y6, T13 CPU_TEST2_DRAIN0 AB6
TEST25_H, TEST25_L, TEST19, TEST18, TEST13, TEST9, TEST17, TEST16, TEST15, TEST14, TEST12, TEST7, TEST6, TEST5, TEST4, TEST3, TEST2

TEST24 AE7 — CPU_TEST24_SCANCLK1
TEST23 AD7 — CPU_TEST23_TSTUPD — T90
TEST22 AE8 — CPU_TEST22_SCANSHIFTEN
TEST21 AB8 — CPU_TEST21_SCANEN
TEST20 AE7 — CPU_TEST20_SCANCLK2
TEST28_H J7 — CPU_TEST28_H_PLLCHRZ_P
TEST28_L H8 — CPU_TEST28_L_PLLCHRZ_N — T16, T30
TEST27 AF8 — CPU_TEST27_SINGLECHAIN
TEST26 AE6 — CPU_TEST26_BURNIN# — T31
TEST10 K8 — CPU_TEST10_ANALOGOUT
TEST8 C4 — CPU_TEST08_DIG_T — T18

T44 CPU_RSVD_MA0_CLK3_P P20, T41 CPU_RSVD_MA0_CLK3_N P19, T45 CPU_RSVD_MA0_CLK0_P N20, T42 CPU_RSVD_MA0_CLK0_N N19
RSVD0, RSVD1, RSVD2, RSVD3
RSVD8 H16 — CPU_MA_RESET# — T40
RSVD9 B18 — CPU_MB_RESET# — T43
RSVD10 B3 — CPU_RSVD_VIDSTRB1
RSVD11 C1 — CPU_RSVD_VIDSTRB0 — T15
RSVD12 H6 — CPU_RSVD_VDDNB_FB_P — T9
RSVD13 G6 — CPU_RSVD_VDDNB_FB_N — T10
RSVD14 D5 — CPU_RSVD_CORE_TYPE — T24
MISC
RSVD15 R24, RSVD16 W18, RSVD17 R23, RSVD18 AA8, RSVD19 R18, RSVD20 R19
T96 CPU_RSVD_MB0_CLK3_P R26, T50 CPU_RSVD_MB0_CLK3_N R25, T46 CPU_RSVD_MB0_CLK0_P P22, T47 CPU_RSVD_MB0_CLK0_N R22
RSVD4, RSVD5, RSVD6, RSVD7

AMD NPT S1 SOCKET
Processor Socket

B2A:ATI suggestion to avoid hynix ram s3 issue stuff R303,R299 del R298

+1.8V — R307 300_4
+3V — +1.8VSUS — R303 4.7K/F_4 — C522 .1U_4
12,13 CPU_PWRGD — U17 NC7SZ08P5X_NL — CPU_ALL_PWROK

+1.8V — R51 300_4
+1.8VSUS — C75 .1U_4
10,12,13 LDT_STOP# — U3 NC7SZ08P5X_NL — CPU_LDTSTOP#

+1.8V — R302 300_4
+1.8VSUS — C519 .1U_4
12 LDT_RST# — R299 0_4 — 12,13,27 EC_PWRGD — R298 *0_4 — 10,27 NB_PWRGD — U15 NC7SZ08P5X_NL — CPU_HT_RESET#

+1.8VSUS — R586 10K_4, +3V — R587 10K_4
PSI_L — Q41 MMBT3904 — PSI# — PSI# 31
B1A :Change P/N for ROHS

+1.8V — R39 330_4
+1.8VSUS — R41 300_4
Q3 MMBT3904 — B1A :Change P/N for ROHS — CPU_EC_PROCHOT# 27
H_PROCHOT# — R42 *0_4 — CPU_PROCHOT# 13

SB_THERMTRIP# 13
separated input voltage 0104
+1.8V — R45 *330_4 — Q4 *MMBT3904 — R44 4.7K/F_4 — R43 4.7K/F_4 — EC_PWRGD
+1.8VSUS — R40 300_4 — H_THERMTRIP# — Q5 MMBT3904 — THERM_SYS_PWR 34
B1A :Change P/N for ROHS

+1.8VSUS
CPU_TEST27_SINGLECHAIN R336 *300_4
CPU_TEST26_BURNIN# R312 300_4
CPU_PRESENT# R322 1K/F_4
CPU_TEST25_H_BYPASSCLK_H R56 510/F_4
CPU_TEST21_SCANEN R331 300_4
CPU_TEST20_SCANCLK2 R318 300_4
CPU_TEST24_SCANCLK1 R323 300_4
CPU_TEST22_SCANSHIFTEN R332 300_4
CPU_TEST12_SCANSHIFTENB R335 300_4
CPU_TEST15_BP1 R50 300_4
CPU_TEST14_BP0 R57 300_4
CPU_TEST25_L_BYPASSCLK_L R53 510/F_4
CPU_TEST19_PLLTEST0 R62 300_4
CPU_TEST18_PLLTEST1 R60 300_4

IF no use which Net need pull-up or down

+1.8VSUS — R349 220_4, R339 220_4, R338 220_4, R342 220_4, R54 220_4
CPU_DBREQ# T39
CPU_DBRDY T37
CPU_TCK T25
CPU_TMS T33
CPU_TDI T91
CPU_TRST# T27
CPU_TDO T26
LDT_RST# T87

HDT CONNECTOR
PUT CLOSE ON LAYOUT

NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.

CPU H/W MONITOR

+3V — R348 47/F_6 — 3V_THM — C535 .1U_4
15 MIL
Address 98H
U18 G781: VCC, DXN, DXP, -OVT, -ALT, SMDATA, SMCLK, GND
CPU_TEST5_THERMDC — C539 2200P/50V_4 — CPU_TEST4_THERMDA
10 mil trace / 10 mil space
KBSMDAT, KBSMCLK

+3V — R306 10K_4 — Q28 2N7002E-LF — To SB GPIO — MAX6648_AL# 13
+3V — R327 10K_4 — Q28 2N7002E-LF — MBDATA 27,35
+3V — R317 10K_4 — Q27 2N7002E-LF — MBCLK 27,35
+3V — R347 10K_4 — To FAN — MAX6648_OV# 28

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 CTRL & DEBUG	D
Date: Monday, July 10, 2006	Sheet 5 of 36	









PROCESSOR POWER AND GROUND



3/6 :ADD 0.1U CAPACITOR TO CROSS POWER PLANE.



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	ATHLON64 PWR & GND	D
Date: Wednesday, June 28, 2006	Sheet 6 of 36	

TERMINATOR DECOUPLING CAPACITOR



DDR2 TERMINATOR





1.This part should not contain any substances which are specified in SS-00259-1
2.Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	DDR2 SO-DIMM	D
Date: Wednesday, June 28, 2006	Sheet 7 of 36	



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-HT LINK0 I/F	D
Date: Wednesday, June 28, 2006	Sheet 8 of 36	



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-PCIE LINK I/F	D
Date: Wednesday, June 28, 2006	Sheet 9 of 36	



	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P


U12E
RS485M A11 HT
PAR 5 OF 5
GROUND
U12D
PART 4 OF 5
POWER
RS485M A11 HT
VLDT_RUN
80 ohm(4A)
+1.2V
80 ohm(4A)
L51
FBJ3216HS800
VDDA12
+3V
+1.8V
SW1010C
D17
D16
D15
VDD18
20mil trace width
L3
TI201209G121
C61
C62
C56
C54
C58
C49
C52
C45
C29
C37
C39
RS485: VDDA18=1.8V
L50
BLM18PG330SN1D
33 ohm (3000mA)
VDDA18
C489
C486
C18
C21
C10
C14
C26
C490
L2
VDDR3
20mil trace width
C30
4.7U/6.3V_6
VDDDVO
L4
C43
C42
C48
VDDHT_PKG
VDDA12_PKG1
VDDA12_PKG2
?
VDDPLL
R21
0/F_6
RS485: 0 Ohm RESISTOR
C19
4.7U/6.3V_6
C28
C488
10U/10V/X5R_8
C11
C24
C23
C15
C481
C482
C483
100U/6.3V_3528
C484
100U/6.3V_3528
C477
C480
C53
C41
C32
C38
C50
C47
C33
NB RS485 POWER STATES
Power Signal | S0 | S1 | S3 | S4/S5 | G3
VDDHT | ON | ON | OFF | OFF | OFF
VDDR | ON | ON | OFF | OFF | OFF
VDD18 | ON | ON | OFF | OFF | OFF
VDDC | ON | ON | OFF | OFF | OFF
VDDA18 | ON | ON | OFF | OFF | OFF
VDDA12 | ON | ON | OFF | OFF | OFF
AVDD | ON | ON | OFF | OFF | OFF
AVDDDI | ON | ON | OFF | OFF | OFF
PLLVDD | ON | ON | OFF | OFF | OFF
HTPVDD | ON | ON | OFF | OFF | OFF
VDDR3 | ON | ON | OFF | OFF | OFF
LPVDD | ON | ON | OFF | OFF | OFF
LVDDR18D | ON | ON | OFF | OFF | OFF
LVDDR18A | ON | ON | OFF | OFF | OFF
PROJECT :ZH3
Quanta Computer Inc.
Size
Document Number
RS485-POWER
Rev
D
Date: Wednesday, June 28, 2006
Sheet 11 of 36


SB460 SB 27x27mm
Part 1 of 4
PCI EXPRESS INTERFACE
PCI INTERFACE
PCI CLKS
XTAL
CPU
LPC
RTC
SB460
PCIE Power
RTC
ATi Recommend
Vendor: NSK
Part Number: NXG 32.768KAE12FUD 16 PPM.
ATI recommand have internal pull-up
FOR SB460, THIS BALL
IS LDT_RST# ONLY
Reserved For EMI
SB CALIBRATION RESISITOR VALUE
SB600
SB460
R173 150/F_6 150/F_6
R172 150/F_6 150/F_6
R174 4.12K/F_6 4.12K/F_6
R119 *0_4 *0_4
D3A:Due to remove bridge battery,Add RTC circuit ,
SB-1
PROJECT :ZH3
Quanta Computer Inc.
SB460M PCIE/PCI/CPU/LPC I/F
Wednesday, June 28, 2006
Sheet 12 of 36

USB power use S3 power,But Over current signal datasheet is S5 only,But ATI FAE say use S3 is ok

SB460 SB 27x27mm

Part 4 of 4

ACPI / WAKE UP EVENTS

USB INTERFACE

GPIO

OSC / RST

USB OC

AZALIA

AC97

USB PWR

USB0: M/B IO
USB1: M/B IO
USB2: M/B IO
USB4: MINI CARD(3G)
USB5: NEW CARD
USB6: CCD
USB7: BLUETOOTH

B1A: SB600 ONLY(NC for SB460)

D3A : Remove RP1

USB power

Delay 20ms after S5 powerOK

D3A:Modify NET of HIGHT_G_INT & LOW_G_INT contact to GPM3 & 4, Add net of USB_OCP3 &USB_OCP4 contact to location :RN3

B2A:ATI suggestion ,The signal should be pull down to ground through 10k resistor.

If throttling from SM remore R264

B1A:Change from +3V_SUS to +3V_S5

B1A :ADD MB ID

Board ID	ID1	ID0	
00			SATA
01			PATA
10			
11			

SB-2

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	SB460M ACPI/GPIO/USB/AC97	D

Date: Wednesday, June 28, 2006 Sheet 13 of 36


SB460 SB 27x27mm
Part 2 of 4
SERIAL ATA
ATA 66/100
SPI ROM
HW MONITOR
SERIAL ATA POWER
SATA Power
SATA clock
B1A :5/3 Modify
C2A :Remove Y2
SB-3
SB4600 SB 27x27mm
Part 3 of 4
POWER
EMI--11/08
11/28-Arec
CPU_PWR=1.8V WHEN SB600
CPU_PWR=1.2V WHEN SB460
For First build If next build no use remove from BOM.
PROJECT :ZH3
Quanta Computer Inc.
SB450M HDD/POWER/DECOUPLING
Wednesday, June 28, 2006
Sheet 14 of 36

Edison-11/01--Change to SB460





REQUIRED STRAPS

	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI PCLK_591
					PCI_CLK0 PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM DEFAULT L, L = FWH ROM
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT	NOTE:FOR SB460,PCICLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]

	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
	ACPWRON	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
PULL HIGH	MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH	DISABLE THERMTRIP#

BIOS ENABLE AFTER STARTUP



DEBUG STRAPS

	PDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

SB-4

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	SB460M STRAPS	D
Date: Wednesday, June 28, 2006	Sheet 15 of 36	


C428 .1U-10V_4
F2
POLY_SWITCH_1.1A
D35 SSM14
CRTVDD2
CRTVDD3
CN30
CRT_DZ11A91-SB264
VGA_RED_SYS
VGA_GRN_SYS
VGA_BLU_SYS
L77 0_6
L78 0_6
L44 0_6
CRT_R1
CRT_G1
CRT_B1
R256 150/F_4
C430 10P-50V_4
R585 150/F_4
C686 10P-50V_4
R583 150/F_4
C431 10P-50V_4
C441 10P-50V_4
C685 10P-50V_4
C684 10P-50V_4
T78
CRT_IN#
B1A :Change P/N
VSYNC_EZ4 30
HSYNC_EZ4 30
U44
CM2009
L75 0_6
L76 0_6
CRTVSYNC
CRTHSYNC
C678 *10P-50V_4
C676 *10P-50V_4
VSYNC 10
HSYNC 10
CRTDCLK 10
CRTDDAT 10
R584 2.7K_4
R260 2.7K_4
DDCCLK_1 30
DDCDAT_1 30
C683 10P-50V_4
C440 10P-50V_4
R249 2.2K_4
R248 2.2K_4
CRTDDAT
CRTDCLK
+3VPCU
R259 10K_4
27 CRT_IN#_EC
R258 0_4
R257 *0_4
C682 .1U-10V_4
C432 .1U-10V_4
C429 .1U-10V_4
U43
SN74CBTLV3257PWR
VGA_RED_PR 30
VGA_GRN_PR 30
VGA_BLU_PR 30
30 PR_INSERT_5V
CN1
20143-030E-20F
D3A : Remove R13 & R12
USBP6-
USBP6+
CONTRAST
TXLOUT2-
TXLOUT2+
TXLOUT1-
TXLOUT1+
TXLOUT0-
TXLOUT0+
TXLCLKOUT-
TXLCLKOUT+
PHL_CLK
PHL_DATA
R8 10K_4 PHL_CLK
R6 10K_4 PHL_DATA
VIN
L49 0_8
V_BLIGHT
C475 .1U-50V_6
C476 10U-25V_1206
C479 10U-25V_1206
C472 10U-25V_1206
C478 .1U-50V_6
C467 .1U-10V_4
U10
G5241
10 LCD_POWER_ON
R270 100K_4
R271 0_8
LCDVCC_1
LCDVCC
C471 .1U-10V_4
C466 .01U-16V_4
C468 10U-10V_8
C7 .1U-16V_4
C461 .1U-16V_4
R213 100K_4
D11
BAS316
LID591#
LID591# 27,35
D3A :Add & stuff R201, No stuff D12,
R214 Value change from 100K to 1K ohm
D12
*BAS316
R201 1K_4
R214 1K_4
BLON 10
Q12
DTC144EU
EC_FPBACK# 27
Q23
AO3403
R268 *0_6
R269 0_6
CCD_POWER
C463 10U-10V_8
CCD_POWERON# 27
PROJECT :ZH3
Quanta Computer Inc.
VGA Ports, LID, DSC
Size
Document Number
Rev D
Date: Thursday, June 29, 2006
Sheet 16 of 36


Voltage Rail 5788M
VDDIO_PCI +3V
+3V_2.5V_LAN 2.5V
+1.8V_1.2V_LAN 1.2V
LAN BCM5788:
AD20 REQ2#
GNT2# INTG#
B1A: Change from
INTF# to INTG#
BCM/5788
15mm x 15mm
BGA196
U37
10mils
1.5" AWAY FROM CHIP
Use Philips BCP69-16, hfe=75~275
40mils
2.5V@88mA 0.564W
1.2V@618mA 0.803W
LAN PME
PROJECT :ZH3
Quanta Computer Inc.
BCM5788M LAN
Wednesday, June 28, 2006
Sheet 17 of 36



SEL	CONNECTION
0	Ax to xB1 ; LEDx to xLED1
1	Ax to xB2 ; LEDx to xLED2







PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	TRANSFORMER/RJ45-11	D
Date: Wednesday, June 28, 2006	Sheet 18 of 36	

WLAN MINI CARD

B1A:These signals of reserve have be used by wileless module of Foxconn BG. These signals impact LPC. I remove signal line in order to solve the WLAN issue.

C2A :add RC in PCIK_MINI (R=22ohm,C=15P)
D3A :Modify circuit

C687 *15P_4 R341 *22_4 PCLK_MINI_IN

Reserved for debug only

12,21,26,27 SERIRQ R226 0_4
12 LDRQ#1 R227 0_4
12,17,21,22,27,29 PCIRST# R229 0_4
12,15 PCLK_MINI R593 0_4 PCLK_MINI_IN

CN25
MINIPCI EXP_50P_H9

51	Reserved	+3.3V	52
49	Reserved	GND	50
47	Reserved	+1.5V	48
45	Reserved	LED_WPAN#	46
43	Reserved	LED_WLAN#	44
41	Reserved	LED_WWAN#	42
39	Reserved	GND	40
37	Reserved	USB_D+	38
35	GND	USB_D-	36
33	PETp0	GND	34
31	PETn0	SMB_DATA	32
29	GND	SMB_CLK	30
27	GND	+1.5V	28
25	PERp0	GND	26
23	PERn0	+3.3Vaux	24
21	GND	PERST#	22
19	Reserved	Reserved	20
17	Reserved	GND	18
15	GND	Reserved	16
13	REFCLK+	Reserved	14
11	REFCLK-	Reserved	12
9	GND	Reserved	10
7	CLKREQ#	Reserved	8
5	Reserved	+1.5V	6
3	Reserved	GND	4
1	WAKE#	+3.3V	2
53	GND		
54	GND		

+1.5V +3V_WL_VDD +3VSUS

WLAN_LED R221 0_4 WIRELESS_LED → WIRELESS_LED 28

NO SUPPORT USB

PDAT_SMB_WLAN R230 0_4 → PDAT_SMB 2,7,13,17,30
PCLK_SMB_WLAN R232 0_4 → PCLK_SMB 2,7,13,17,30

R238 0_4 RF_EN → ALINK_RST# 10,12,23,26,30 / RF_EN 27

9 PCIE_TXP3
9 PCIE_TXN3
9 PCIE_RXP3
9 PCIE_RXN3
2 CLK_PCIE_MINI_A
2 CLK_PCIE_MINI_A#

T122

13 PCIE_WAKE# R245 *0_4
13,17,21,27 PME# R244 *0_4
+3VSUS
Q16 *DTC144EUA
MINI_A_WAKE#

0_4 R216 LFRAME# → LFRAME#/FWH4 12,15,26,27
0_4 R219 LAD3 → LAD3/FWH3 12,26,27
0_4 R220 LAD2 → LAD2/FWH2 12,26,27
0_4 R222 LAD1 → LAD1/FWH1 12,26,27
0_4 R225 LAD0 → LAD0/FWH0 12,26,27

Reserved for debug only

C2A :Add L79

+3V L79 FBJ3216HS800 +3V_WL_VDD
C373 10U/10V/X5R_8 C410 .1U_4 C412 .1U_4 C369 .1U_4

+1.5V +3VSUS
C409 .1U_4 C372 .1U_4 C390 .1U_4

3G MINI CARD

+3G_VDD +1.5V +3G_VDD +3G_VDD

CN23 *3@MINIPCI EXP_50P_H9

51	Reserved	+3.3V	52
49	Reserved	GND	50
47	Reserved	+1.5V	48
45	Reserved	LED_WPAN#	46
43	Reserved	LED_WLAN#	44
41	Reserved	LED_WWAN#	42
39	Reserved	GND	40
37	Reserved	USB_D+	38
35	GND	USB_D-	36
33	PETp0	GND	34
31	PETn0	SMB_DATA	32
29	GND	SMB_CLK	30
27	GND	+1.5V	28
25	PERp0	GND	26
23	PERn0	+3.3Vaux	24
21	GND	PERST#	22
19	UIM_C4	W_DISABLE#	20
17	UIM_C8	GND	18
15	GND	UIM_VPP	16
13	REFCLK+	UIM_RST	14
11	REFCLK-	UIM_CLK	12
9	GND	UIM_DATA	10
7	CLKREQ#	UIM_PWR	8
5	Reserved	+1.5V	6
3	Reserved	GND	4
1	WAKE#	+3.3V	2
53	GND		
54	GND		

R207 *0_6

3G_LED R202 *3@0_4 → 3G MINI_LED 28
R516 *3@0_4 → USBP4+ 13
R517 *3@0_4 → USBP4- 13
PDAT_SMB_3G R204 *3@0_4 PDAT_SMB
PCLK_SMB_3G R206 *3@0_4 PCLK_SMB
ALINK_RST#
WWAN_DIS# → WWAN_DIS# 27
UIM_VPP
UIM_RST
UIM_CLK
UIM_DATA
UIM_PWR

D3A: No stuff material of 3G function.

+3V L36 *3@FBJ3216HS800 +3G_VDD
C366 *3@10U/10V/X5R_8 C365 *3@10U/10V/X5R_8 C354 *3@.1U_4 C352 *3@.1U_4 PC34 *3@.47u/X7R/10V_6 C626 *3@10P-50V_4

+1.5V C360 .1U_4

SIM CARD

B1A: Change footprint
C2A: Change footprint & modify SIM card PIN define

JSIM1

UIM_DATA	C7	VCC	GND	C3	UIM_CLK
UIM_VPP	C6	RST	VPP	C2	UIM_RST
	C5	CLK	DATA	C1	UIM_PWR
			GND	1	
			GND	2	
			GND	3	

*3@FOX_WL618E2-U05-7F

UIM_PWR C357 *3@1U/10V

+3V
ESD1 *3@CM1293-04SO

UIM_RESET	1	CH1	CH4	6	UIM_VPP
	2	VN	VP	5	
UIM_CLK	3	CH2	CH3	4	UIM_DATA

C362 *3@33P/50V_4 C361 *3@33P/50V_4 C364 *3@33P/50V_4 C363 *3@33P/50V_4

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	MINI CARD (WLAN AND 3G)	D
Date: Wednesday, June 28, 2006	Sheet 19 of 36	

USB POWER SUPPLY





2ed SOURCE:AL000547001

USB



BLUETOOTH MODULE CONNECTOR



PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	BLUETOOTH , USB	D
Date:	Wednesday, June 28, 2006	Sheet 20 of 36


PCLK_PCM R399 *22_4 C561 *10P-50V_4
U4A
PCI Interface
1394 Interface
Miscellaneous
PCI7412
GNT0# REQ0# AD25 R376 150_4
FRAME# IRDY# DEVSEL# TRDY# SERR# STOP# PERR# PAR
CBE3# CBE2# CBE1# CBE0#
PCLK_PCM
PCIRST#
GRST# 7412
AD[0..31]
1394_XIN C526 12P-50V_4
Y3 24.576MHZ
1394_XOUT C525 12P-50V_4
R0 R305 6.34K/F_4
R1
CPS R390 390K_4
R383 330_4
TPA0P TPA0N TPBIAS0 TPB0P TPB0N
TPA1P TPA1N TPBIAS1 TPB1P TPB1N
VDDPLL15 PHY_TEST_MA
1394_AVDD
R354 4.7K_4
C540 1U-16V_6
PC0_RSVD PC1_RSVD PC2_RSVD
AGND_00 AGND_01 AGND_02
+3V
R108 10K_4
D2 *BAS316
SUS_STAT# 13,26
SUSPEND# RI_OUT# SPKROUT
R114 0_4 PCI_PME_7412#
PCMSPK
R106 *0_4
RI#
VR_EN# USB_EN
SCL SDA
SCL_CARD SDA_CARD
MFUNC0 MFUNC1 MFUNC2 MFUNC3 MFUNC4 MFUNC5 MFUNC6
INTE# INTF# INTG# SERIRQ
T48
B1A: disconnect PCI_LOCK#
CLKRUN# 12,17,26,27
LATCH/VD3/VPPD0
CLOCK/VD1/VCCD0#
DATA/VD2/VPPD1
RSVD_03/VD0/VCCD1#/PS_MODE
TPS_LATCH TPS_CLOCK TPS_DATA
TPS_LATCH 22
TPS_CLOCK 22
TPS_DATA 22
PS_MODE
TPBIAS0
R358 56.2/F_4
R353 56.2/F_4
C545 1U-16V_6
R61 0_4
R63 0_4
L1394_TPA0+ L1394_TPA0-
L1394_TPB0+ L1394_TPB0-
R371 56.2/F_4
R367 56.2/F_4
R65 0_4
R64 0_4
B1A :Remove L12 & L13
R368 5.1K/F_6
C556 270P-25V_4
Delay 2ms
R107 22K_4
C148 .1U-10V_4
R68 43K_6
R70 *43K_6
A1A 7/22 add PS_MODE to define switch power
Hi : serial
Lo: parallel
L67 BK1608HS800_6
C548 .1U-10V_4
C543 1U-16V_6
R403 2.2K_4
R398 2.2K_4
R402 *220_4
R400 *220_4
U21
24LC02BT
C563 .1U-10V_4
VIN_1394*, VBUS1394
40mil MIN.
D13 EC31QS03L
VBUS1394
C448 .1U-50V_6
C449 1000P-50V_4
C450 *10u/25V_1206
Q21 AO4411
VIN_1394
R264 100K_6
F1 POLY_FUSE_2A
VIN
R263 47K_6
CN12 1394_6P
L1394_TPB0-
L1394_TPA0-
L1394_TPA0+
L1394_TPB0+
13,27 SUSB#
R266 *0_4
13,27 SUSC#
R265 0_4
Q22 2N7002
R118 10K_4
13,17,19,27 PME#
PCI_PME_7412#
Q7 DTC144EU
PROJECT :ZH3
Quanta Computer Inc.
Size
Document Number
PCI7412-IEEE1394
Rev D
Date: Friday, July 28, 2006
Sheet 21 of 36



5-IN-1 Card Reader





<OrgName>
<OrgAddr1>
<OrgAddr2>
<OrgAddr3>
<OrgAddr4>

PROJECT :ZH3

Quanta Computer Inc.

Size	Document Number	Rev
	HDD & G-Sensor	D
Date: Wednesday, June 28, 2006	Sheet 23 of 36	

CODEC(ALC883)













PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	AMP /AUDIO JACK CONN	D
Date: Wednesday, July 12, 2006	Sheet 25 of 36	

SIO



FIR



PROJECT :ZH3		
Quanta Computer Inc.		
Size: Custom	Document Number: SIO (87383) & FIR	Rev: D
Date: Thursday, June 29, 2006	Sheet 26 of 36	

C2A: Add GPIO for new card (docking side)

INTERNAL PULLUP IN SB

2,30 EZ_CLKREQ#

+3V

+3VPCU

Q45 *PDTC143TT

R596 4.7K_4

EZ_CLKREQ_R#

B1A:Stuff R209,set EC I/O to 4E/4F

BADDR1-0	I/O Address	
	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)(HCFGBAH, HCFGBAL)+1	
1 1	Reserved	

ENV1 R208 10K_4

BADDR0 R209 10K_4

BADDR1 R210 *10K_4

SHBM R212 10K_4

MBCLK R520 4.7K_4

MBDATA R521 4.7K_4

G_MBCLK R518 *4.7K_4

G_MBDATA R519 *4.7K_4

C623 10U-10V_8

C356 .1U-10V_4

C622 .1U-10V_4

C620 .1U-10V_4

C619 .1U-10V_4

VCCRTC

R522 0_4

R200 0_4

C359 .1U-10V_4

C351 .1U-10V_4

C624 *.1U-10V_4

C621 .1U-10V_4

U7

Host interface

SERIRQ

LDRQ

LFRAME

LAD0

LAD1

LAD2

LAD3

LCLK

LRESET

SMI

PWUREQ

R203 470K_4

LFRAME#/FWH4

LAD0/FWH0

LAD1/FWH1

LAD2/FWH2

LAD3/FWH3

PCLK_591

KBSMI#

SWI#

D30 BAS316

D29 *MTW355

SCI#

D10 BAS316

IOPD3/ECSCI

GATEA20

GA20/IOPB5

KBRST/IOPB6

RCIN#

D33 BAS316

D31 BAS316

Key matrix scan

KBSIN0

KBSIN1

KBSIN2

KBSIN3

KBSIN4

KBSIN5

KBSIN6

KBSIN7

KBSOUT0

KBSOUT1

KBSOUT2

KBSOUT3

KBSOUT4

KBSOUT5

KBSOUT6

KBSOUT7

KBSOUT8

KBSOUT9

KBSOUT10

KBSOUT11

KBSOUT12

KBSOUT13

KBSOUT14

KBSOUT15

JTAG debug port

TINT

TCK

TDO

TDI

TMS

PS2 interface

PSCLK1/IOPF0

PSDAT1/IOPF1

PSCLK2/IOPF2

PSDAT2/IOPF3

PSCLK3/IOPF4

PSDAT3/IOPF5

PSCLK4/IOPF6

PSDAT4/IOPF7

32KX1/32KCLKOUT

32KX2

SELIO

PORTJ-2

PORTM

PORTL

PORTRK

PORTI

PORTH

PORTD-2

PORTJ-1

PORTD-1

PORTC

PORTB

PORTE

PWM or PORTA

DA output

AD Input

VDD

VCC1

VCC2

VCC3

VCC4

VCC5

VCC6

AVCC

VBAT

AGND

PC97551

B1A: Second source 87541

AD0 TEMP_MBAT

AD1 TEMP_ABAT

T75 TEMP_MBAT 35

T74

AD2

AD3 WIRELESS_SW# 28

IOPE0/AD4 BLUETOOTH_SW# 28

IOPE1/AD5 SUSC# 13,21

IOPE2/AD6

IOPE3/AD7

DP/AD8

DN/AD9

R199 10K_4

HWPG

DA0 CC-SET

DA1 LED-SET

DA2 CONTRAST

DA3 VFAN

CC-SET 35

LED-SET 28

CONTRAST 16

VFAN 28

IOPA0/PWM0 HIGHT_G_INT

IOPA1/PWM1 LOW_G_INT

IOPA2/PWM2 CCD_POWERON#

IOPA3/PWM3 AMP_MUTE#

IOPA4/PWM4 EMAIL_BTN#

IOPA5/PWM5 WWW_BTN#

IOPA6/PWM6 P1_BTN#

IOPA7/PWM7 P2_BTN#

HIGHT_G_INT 13,23

LOW_G_INT 13,23

CCD_POWERON# 16

AMP_MUTE# 25

EMAIL_BTN# 28

WWW_BTN# 28

P1_BTN# 28

P2_BTN# 28

IOPB0/URXD CRT_IN#_EC

IOPB1/UTXD CPU_EC_PROCHOT#

IOPB2/USCLK RST_KXP84

IOPB3/SCL1 MBCLK

IOPB4/SDA1 MBDATA

IOPB7/RING/PFAIL PCIRST#

CRT_IN#_EC 16

CPU_EC_PROCHOT# 5

RST_KXP84 23

MBCLK 5,35

MBDATA 5,35

PCIRST# 12,17,19,21,22,29

IOPC0 EC_FPBACK#

IOPC1/SCL2 G_MBCLK

IOPC2/SDA2 G_MBDATA

IOPC3/TA1

IOPC4/TB1/EXWINT22

IOPC5/TA2

IOPC6/TB2/EXWINT23

IOPC7/CLKOUT

EC_FPBACK# 16

G_MBCLK 23

G_MBDATA 23

FANSIG

BUZZER

LID591#

PWROK_1 R211 0_4

FANSIG 28

LID591# 16,35

EC_PWRGD 5,12,13

D32 BAS316

DNBSWON# 13

IOPD0/RI1/EXWINT20 WWAN_DIS#

IOPD1/RI2/EXWINT21 ACIN

IOPD2/EXWINT24 591_PME#

WWAN_DIS# 19

ACIN 35

IOPE4/SWIN NBSWON#

IOPE5/EXWINT40 SUSB#

IOPE6/LPCPD/EXWIN45 EZ_CLKREQ_R#

IOPE7/CLKRUN/EXWINT46 CLKRUN#

NBSWON# 28

SUSB# 13,21

CLKRUN# 12,17,21,26

D3A: EZ_CLKREQ_R# Change from PIN 32 to PIN24

IOPH0/A0/ENV0

IOPH1/A1/ENV1

IOPH2/A2/BADDR0

IOPH3/A3/BADDR1

IOPH4/A4/TRIS

IOPH5/A5/SHBM

IOPH6/A6

IOPH7/A7

ENV0

ENV1

BADDR0

BADDR1

TRIS

SHBM

A6

A7

IOPI0/D0

IOPI1/D1

IOPI2/D2

IOPI3/D3

IOPI4/D4

IOPI5/D5

IOPI6/D6

IOPI7/D7

D0

D1

D2

D3

D4

D5

D6

D7

IOPJ0/RD

IOPJ1/WR0

RD#

WR#

D3A :Remove NET (3G_SW#) PIN41

IOPJ2/BST0

IOPJ3/BST1

IOPJ4/BST2

IOPJ5/PFS

IOPJ6/PLI

IOPJ7/BRKL_RSTO

IOPD4 1.2V_ON

IOPD5 D/C#

IOPD6 BL/C#

IOPD7

T126

1.2V_ON 32

D/C# 35

T123

IOPK0/A8

IOPK1/A9

IOPK2/A10

IOPK3/A11

IOPK4/A12

IOPK5/A13/BE0

IOPK6/A14/BE1

IOPK7/A15/CBRD

A8

A9

A10

A11

A12

A13

A14

A15

IOPL0/A16

IOPL1/A17

IOPL2/A18

IOPL3/A19

IOPL4/WR1

A16

A17

A18

A19

T125

IOPM0/D8

IOPM1/D9

IOPM2/D10

IOPM3/D11

IOPM4/D12

IOPM5/D13

IOPM6/D14

IOPM7/D15

SEL0

SEL1

CLK

C2A:Remove location:U32(512M BIOS)

BIU configuration should match flash speed used

U34

24LC08

MBCLK

MBDATA

C625 .1U-10V_4

PCLK_591

R205 *22_4

C355 *10P-50V_4

RP2 4.7K_8P4R

MSCLK

MSDATA

KPCLK

KPDATA

TBCLK

TBDATA

CAPSLED#

NUMLED#

R524 20M_6

R523 62K/F_6

Y6 32.768KHZ

C628 10P-50V_4

C627 10P-50V_4

591_32KX1

591_32KX2

PWRLED#

PR_STS

USBON#

SUSLED#

BATLED0#

BATLED1#

RF_EN

BT_POWERON#

RSMRST#

NB_PWRGD

VRON

MAINON

SUSON

S5_ON

CS#

C353 1U-16V_6

U33

ST Micro M29W008AB/AMD-29LV081B/SST39VF080

ENV0

ENV1

BADDR0

BADDR1

TRIS

SHBM

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

CS#

RD#

WR#

RESET#/NC

RY/BY#/NC

VCC1_PWROK

T77

R215 *10K_4

C367 .1U-10V_4

WIRELESS_SW#

BLUETOOTH_SW#

R512 4.7K_4

R513 4.7K_4

31,32 CPU_COREPG

34 HWPG_SYS

32 HWPG_1.2V

33 HWPG_1.8V

D6 MTW355

D7 MTW355

D8 MTW355

D9 MTW355

HWPG

1V5_PGD

R514 *4.7K_4

R515 *4.7K_4

Q34 PDTC143TT

13,17,19,21 PME#

591_PME#

BZ1 KCVG084B16_BUZZER

R247 0_6

BUZZER

R246 330_4

Q19 MMBT3904

C422 .022U-16V_4

B1A :Change P/N for ROHS

PROJECT :ZH3

Quanta Computer Inc.

Size	Document Number	Rev
	97551 & FLASH	D

Date: Monday, July 17, 2006 Sheet 27 of 36

INT K/B

REVB P/N&FT CHANGE

modify D



T/P



SW BOARD



LED conn



B1A: Move to MB for ME request.
Change P/N

PWR & BT & W/L & BATT LED

D3A:Change to 330 ohm



B1A:T60H921, ABG card, pin44 (LED) is high active



B1A:Change to 150 ohm

D3A : No stuff LED3 & R165

WL/BT BUTTON

B1A: Modify, Solve issue of LED.
Change PIN3 to WIRELESS_SW#
Change PIN4 to float



D3A : Remove LED of 3G(change SW)



B1A:Change from +5V to +5V_S5
C2A:Change from +5V_S5 to +5VSUS

D3A : Remove R201



FAN





PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	LED & SW & KB & TP & FAN	D

Date: Wednesday, July 12, 2006 Sheet 28 of 36



HOLE











PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	CH7307& HOLE	D
Date: Wednesday, July 12, 2006	Sheet 29 of 36	


CN26-4
CN26-3
CN26-2
CN26-1
L71
BLM18BA220SN1_6
L72
BLM18BA220SN1_6
EZ4_Acer_define
EZ4_Acer_define
EZ4_Acer_define
EZ4_Acer_define
100MBPS#
ACT#
LANLED_LINK
LANLED_ACT
GND33
SUSON_PR
MAINON_PR
DOCKPRG
SUSON
MAINON
BRG_PWROK
KPCLK
KPDATA
MSCLK
MSDATA
PS2KBCK
PS2KBDT
PS2MSCK
PS2MSDT
MDSR1#
MRTS1#
MCTS1#
MRI1
MDCD1#
MRXD1
MTXD1
MDTR1#
DSR#
RTS#
CTS#
RI
DCD#
RXD#
TXD#
DTR#
GND50
SPDIF_OUT
AUDGND1
SPDIF_OUT
AGND72
SPKR_SYS
SPKL_SYS
LINEINR_PR
LINEINL_PR
PR_MIC
LINEOUT_R
LINEOUT_L
LINEIN_R
LINEIN_L
MICIN
AGND76
PR_MIC_IN
HPSENCE_PR
PRMIC_DET
HPSENSE_PR
G2
GND100
TV_COMPS
TV_LUMA
TV_CRMA
GND104
TV_COMP_SYS
TV_Y/G_SYS
TV_C/R_SYS
STRB#
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
PD[0..7]
PE
AFD#
ERROR#
INIT#
SLIN#
ACK#
BUSY
SLCT
GND58
GND77
GND110
RESERVE32
RESERVE82
+5V
C652
.1U-10V_4
G1
GND126
A1B 9/2 follow ZB1 define
10,12,19,23,26 ALINK_RST#
D34
BAS316
HSYNC_EZ4
VSYNC_EZ4
DDCCLK_1
DDCDAT_1
CRTHSYNC
CRTVSYNC
PR_CRTHSYNC
PR_CRTVSYNC
VGA_RED_PR
VGA_GRN_PR
VGA_BLU_PR
PR_RED
PR_GRN
PR_BLU
CLK_PCIE_EZ1
CLK_PCIE_EZ1#
PCIE_TXP0
PCIE_TXN0
PCIE_RXP0
PCIE_RXN0
CLK_PCIE_EZ2
CLK_PCIE_EZ2#
PCIE_TXP1
PCIE_TXN1
PCIE_RXP1
PCIE_RXN1
PDAT_SMB
PCLK_SMB
EZ_CLKREQ#
VA
P2
GND125
CRT_HS
CRT_VS
CRT_DDCK
CRT_DDCDT
GND105
VGA_R
VGA_G
VGA_B
GND109
GND117
PCIE1_CLK+
PCIE1_CLK-
GND118
PCIE1_TP
PCIE1_TN
GND114
PCIE1_RP
PCIE1_RN
GND113
PCIE2_CLK+
PCIE2_CLK-
GND27
PCIE2_TP
PCIE2_TN
GND28
PCIE2_RP
PCIE2_RN
GND88
PCIERST
PCIEWAKE
PCIESMBDT
PCIESMBCK
PCIEREQ#
P1
DVI_HPD
DVI_CLK-
DVI_CLK+
GND99
DVI_D0-
DVI_D0+
GND96
DVI_D1-
DVI_D1+
GND93
DVI_D2-
DVI_D2+
GND63
DVI_DDCCK
DVI_DDCDT
GND66
TX3P
TX3N
GND39
TX2P
TX2N
GND36
TX1P
TX1N
GND6
TX0P
TX0N
GND3
GND7
DOCK_IN#
DOCKED#
TMDS_HPD_EZ
R580
100K_4
DVI_DDCCLK
DVI_DDCDATA
TX3P_PR
TX3N_PR
TX2P_PR
TX2N_PR
TX1P_PR
TX1N_PR
TX0P_PR
TX0N_PR
DOCKIN#
R545
1K_4
R563
0_4
AUDGND1
+3V_S5
R539
10K_4
DOCKPRG
DOCKIN
C645
.1U-10V_4
U36
TC7SH08FU
PR_STS
R537
1M/F_6
DOCKIN#
Q36
2N7002
+3V
+5V
R582
2.2K_4
R581
10K_4
Q40
FDV301N
10,29 DDC_DATA
DVI_DDCDATA
B1A: change to DDC_DATA
R576
2.2K_4
R578
10K_4
Q39
FDV301N
10,16,29 PHL_CLK
DVI_DDCCLK
VA
C378
.1U-50V_6
C379
.1U-50V_6
SUSON_PR
U41B
7W125FU
SUSON 27,33,34
MAINON_PR
U41A
7W125FU
MAINON 27,32,33,34
C404
.1U-10V_4
SPKL_SYS C414 220P-50V_4
SPKR_SYS C667 220P-50V_4
LINEINL_PR C674 220P-50V_4
LINEINR_PR C420 220P-50V_4
PR_MIC_IN C675 47P-50V_4
PR_MIC C672 47P-50V_4
100MBPS# C679 1000P-50V_4
ACT# C435 1000P-50V_4
TV_COMP_SYS C417 10P-50V_4
TV_Y/G_SYS C416 10P-50V_4
TV_C/R_SYS C415 10P-50V_4
PR_CRTHSYNC C654 *10P-50V_4
PR_CRTVSYNC C659 *10P-50V_4
PR_BLU C407 10P-50V_4
PR_GRN C408 10P-50V_4
PR_RED C413 10P-50V_4
CRTHSYNC C655 *10P-50V_4
CRTVSYNC C660 *10P-50V_4
DDCCLK_1 C401 10P-50V_4
DDCDAT_1 C402 10P-50V_4
B1A: Remove C421, C427, C433, C434, C436, C437, C438, C439
13,18 DOCKIN#
R564
10K_4
PR_INSERT_5V 16
R574
100K_4
C670
.1U-10V_4
Q38
2N7002
A1B 8/18 Change footprint to SSOP8-4-65
PROJECT :ZH3
Quanta Computer Inc.
Size
Document Number
EZ4 CONN
Rev
D
Date: Wednesday, June 28, 2006
Sheet 30 of 36


2006_03_06 for AMD
+5VPCU
+3V
PR106 100K/F_4
PR20 0_6
PC99 2.2U/10V/X5R
8774VCC
PR103 10/F_6
PR31 10K/F_6
27,32 CPU_COREPG
PR29 0_6
PC100 4.7U/10V/X5R_8
PD13 RB500V
PR30 200K/F_4
2006_05_30
VIN_8774
PL3 HI0805R800R_8_5A
VIN
PC23
PL4 HI0805R800R_8_5A
PQ31
PR141 2.2/F_6
PC95 2200P/50V_4
PC96 .1U/50V_6
PC97 10U/25V_12
PC19 10U/25V_12
10U/25V_12
PC158 2.2n_6
NTMFS4707NT1G
PC101 .22U/25V
8774DH1
PR104 2.2_6
8774BST1
8774LX1
PL11 0.36uH
PQ30
NTMFS4108NT1G
PR6 1.62K/F_4
PR5 3.01K/F_4
PR100 NTC 10K_6-B4.25K
PC106 .22U/25V
2006_04_11
PC93 *2200P
8774DL1
PR16 0_4
PR17 0_4
PR18 0_4
PR21 0_4
PR22 0_4
PR24 0_4
VID0
VID1
VID2
VID3
VID4
VID5
PR28 0_4
PR26 0_4
VRON
PSI#
8774SKIP#
PR35 20K/F_6
PC20 470P_50V_4
VCC_CORE
PR109 71.5K/F_6
8774TIME
PC110 470P_50V_4
8774CCV
PC111 .22U/25V
8774REF
PR108 31.6K/F_4
PR37 169K/F
8774OFS
PQ5 2N7002E-LF
PC114 470P_50V_4
PR107 100K/F_4
VRHOT#
PR36 10K/F_6
PC22 470P_50V_4
PR38 10K/F_6
THRM
PR32 *NTC 10K_6-B4.25K
MAX8774
PU5 <Pin Numbers Visible>
B1A:PU5 Change footprint to -50P
PR14 *1.5K/F
PC10 *1000P
PR9 10/F_6
PR12 2.49K/F_6
PC11 1000p/50V_4
COREFB+V 5
COREFB- 5
PR27 10/F_6
PC18 1000p/50V_4
PR25 10/F_6
PD6 RB500V
PR143 2.2/F_6
PQ33
PC161 2.2n_6
PR105 2.2_6
PC105 .22U/25V
PL12 0.36uH
PQ32
PR10 1.62K/F_4
PR11 3.01K/F_4
PR102 NTC 10K_6-B4.25K
PC107 .22U/25V
PC98 *2200P
PC112
PC113
PC109
PC108
PC116
PC6 470u/2.5V_7343
PC15 470u/2.5V_7343
PC102 470u/2.5V_7343
PC103 470u/2.5V_7343
PC14 *470u/2.5V_7343
PC104 .1U/50V_6
PC157 .1U/50V_6
PC159 .1U/50V_6
2006-0417
For EMI
PROJECT :ZH3
Quanta Computer Inc.
CPU CORE MAX8760
Size
Document Number
Rev D
Date: Wednesday, July 12, 2006
Sheet 31 of 36







PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.2V & NBRUN	D

Date: Wednesday, June 28, 2006 Sheet 32 of 36

2006/02/14

change from NCP5214 to SC480IMLTRT





Vout =1.25(1+R1/R2)
= 1.25 (1+44K/100K)
= 1.8V

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	1.8V&DDR	D
Date: Wednesday, June 28, 2006	Sheet 33 of 36	


For EMI
2006-0417
2006-0411
2006-04-11
2006-04-11
0603 change to 0402
2006-03-07
2006-03-28
2006-0328
Remove SUS_ON_G net
2006-0328
Remove SUSD net
2006-0216
2006-0216
B1A: PR60 & PR61 Change to 15 Ohm
Solve the reboot fail issue
D3A : Remove
PROJECT :ZH3
Quanta Computer Inc.
SYSTEM POWER MAX1999
Wednesday, June 28, 2006


Add this net for bridge_02_08_2006
2006-0417
For EMI
2006-0417
For EMI
2006_02_014
Remove
2006_02_014
Rename
2006-0530
For EMI
FOR 4S3P CELL-SET HIGH
(change
cv-set to
8724 LDO)
2006-0530
For EMI
2006-0417
For EMI
CURRNT LIMIT POINT = 3.4A
FOR EMI
B1A:Remove for ME request.
10mil
PROJECT :ZH3
Quanta Computer Inc.
BATTERY CHARGER
Wednesday, June 28, 2006
Sheet 35 of 36

Change list

Item	Fixed Issue	Modify List	Schematic Rev.	PG#
1	New card issue.	NC_EN# connect the PIN4 & PIN17 of CN2 and PIN11 & PIN12 of CN14	B	13,31
2	New card issue.	Change from USB8 to USB5 for new card,	B	13,31
3	Lan issue.	Signal change from INTF to INTG	B	12,17
4	INT MIC issue.	CN8.2 change from MIC2_INT to MIC_GND	B	25
5	Wireless LED issue.	SW2.1 change from GND to wireless_sw#, SW2.2 change from wireless_sw# to GND.PIN3,4 is float	B	28
6	DVI issue	Q40.1 change from PHL_DATA to DDC_DATA	B	29,30
7	RAMP test			
8				
9				
10				
1				
2				
3				
4				
5				
6				
7				
8				
1				
2				
3				

PROJECT :ZH3
Quanta Computer Inc.

Size	Document Number	Rev
	BATTERY CHARGER	D

Date: Wednesday, June 28, 2006 Sheet 36 of 36