


**PCB STACK UP**

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT

# TE4 Block Diagram








**Quanta Computer Inc.**  
PROJECT : TE4

Size	Document Number	Rev
Block Diagram	Block Diagram	1A
Date	Friday, November 12, 2010	Sheet 1 of 46

**Table of Contents**


PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	Clock Gen
4-7	Processor
8	S3 Power Reduction
9-13	PCH
9	RTC
14-15	DDRIII SO-DIMM
25	HDMI comim part
26	LCD Panel
	CRT & CRT BUS SWITCH
	CCD
	HALL SENSOR&BACK LIGHT SWITCH
27	MINI Card (Wi-Fi & WIMAX)
	MINI Card 2nd
	MINI Card 3rd
28	USB 2.0
29	SATA ODD
	Main SATA HDD & 2nd SATA HDD
30	Codec (CX20587)
31	Atheros LAN
32	3 IN 1 Card reader
33	EC NPCE791L
34	INT Keyboard & K/B LED Power
	TP board
	Power SW
	HOLE
35	LED / EMI
36	Charger (ISL88731C)
37	System 5V/3V (PM6686TR)
38	DDR1.5V(RT8207L)/1.05VSUS
39	+VTT/+1.05V (G5602R41U)
40	VAXG_CORE RT8152C FOR UMA
41	+VCC_CORE (ISL62882HRTZ-T)
42	+1.8V (G966A)/Discharge

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0


GND PLANE	PAGE
 8769AGND	33
 Audio_GND	30
 Shield_GND	30
 GND	ALL
 ISL95870A_AGND	30

CLOCK Gen [CLK]


Pin1/17/24  
 Sligo595 =>1.5V (AL000595000)  
 Sligo590 =>3.3V (AL8SP590000)



CLK CRYSTAL




CLK CPU\_SEL




	0	1
CPU_SEL	CPU =133MHz (default)	CPU=100MHz

CLK I2C












CLK POWERGOOD



**Quanta Computer Inc.**  
 PROJECT : TE4

Size	Document Number	Rev
	CLOCK GENERATOR	A1A
Date:	Monday, January 24, 2011	Sheet 3 of 46




**Quanta Computer Inc.**

**PROJECT : TE4**

Size: Document Number: PROCESSOR 1/4(HOST&PEX) Rev: A1A


Date: Monday, January 25, 2011 Page: 4 of 46

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



**Quanta Computer Inc.**  
**PROJECT : TB4**

Size	Document Number	Rev
	<b>PROCESSER 2/4(DDR)</b>	A1A
Date:	Monday, January 24, 2011	Sheet 5 of 46



**Quanta Computer Inc.**

**PROJECT : TE4**

Doc: \_\_\_\_\_

**PROCESSOR 3/4(POWER)**



Date: Monday, January 24, 2011

Sheet 6 of 46

Rw A1A

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

CFG[ 1:0 ] - PCI\_Epress Configuration Select

\* 11= 1 x 16 PEG  
\* 10= 2 x 8 PEG

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1


For Discrete only




**Quanta Computer Inc.**  
PROJECT : TE4  
PROCESSOR 4/4 (GND)

Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: A1A  
Date: Monday, January 24, 2011 Sheet: 7 of 46

### S3 Power Enable




### DRAM Reset




08


### VDDQ Power Good




### VDDQ Power Switch



### VDDQ Discharge



### DRAM Power Good




		<b>Quanta Computer Inc.</b> PROJECT : TE4	
		Size Document Number <b>S3 Power Reduction</b>	Rev A1A
Date:	Monday, January 24, 2011	Sheet	8 of 46





INVRMEN - Integrated SUS 1.1V VRM Enable  
High - Enable Internal VRA

IBEX PEAK-M (HDA,JTAG,SATA)







IBEX PEAK-M (LVDS,DDI)



DDP Setting

Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC




	PCH	2MB	4MB	8MB
PM55		●		
HM55			●	
HM57 / PM57			●	●
QM57 / QS57				●

Quanta Computer Inc.  
PROJECT : TE4

Size: Document Number: PCH 1/5 (SATA,HDA,LPC) Rev: A1A  
Date: Monday, January 24, 2011 Sheet: 9 of 46

IBEX PEAK-M (GND)

IBEX PEAK-M (PCI-E,SMBUS,CLK)







**Quanta Computer Inc.**  
**PROJECT : TE4**

Size	Document Number	Rev
	PCH 2/5 (PCIE, SMBUS, CK)	A1A
Date:	Monday, January 24, 2011	Sheet 10 of 46


IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (DMI,FDI,GPIO)




**Quanta Computer Inc.**  
**PROJECT : TE4**  
 Size Document Number **PCH 3/5 (PCI,ONFI,USB,DMI)** Rev A1A  
 Date: Monday, January 24, 2011 Sheet 11 of 46

IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)



IBEX PEAK-M (GND)



PCH Strap Pin Configuration Table

**SPKR**

(8,30) PCBEEP  $\rightarrow$  \*1K/F\_4 R388  $\rightarrow$  +3V

0 = Default Mode (Internal weak Pull-down)  
1 = No Reboot Mode with TCO Disabled

---

**GNT3#/GPIO55**

(11) GNT3#  $\rightarrow$  R460  $\rightarrow$  \*10K/F\_4

0 = Default Mode (Internal weak Pull-down)  
1 = No Reboot Mode with TCO Disabled

---

**HDA\_DOCK\_EN #GPIO33**

(8,33) PCH\_GPIO33  $\rightarrow$  R237  $\rightarrow$  \*1K/F\_4 JP1 2  $\rightarrow$  \*SHORT PAD 1

0 = Top Block Swap Mode  
1 = Default Mode (Internal pull-up)

---

**GNT0#, GNT1#**

(11) GNT0#  $\rightarrow$  GNT0# R270  $\rightarrow$  \*1K/F\_4  
(11) GNT1#  $\rightarrow$  GNT1# R271  $\rightarrow$  \*1K/F\_4

Boot BIOS Strap		
PCH_GNT0#	GNT#1	Boot BIOS Location
0	0	LFC
0	1	Reserved (NAND)
1	0	PC1
1	1	SPI1

---

**SPI\_MOSI**

(9) SPI\_SI\_R  $\rightarrow$  R7355  $\rightarrow$  \*1K\_4  $\rightarrow$  +3V

---

**NV\_ALE**

(11) NV\_ALE  $\rightarrow$  R403  $\rightarrow$  \*10K\_4  $\rightarrow$  +1.8V

1 = Enabled  
0 = Disabled (Default)

---

**GPIO8**

GPIO8  $\rightarrow$  R149  $\rightarrow$  \*10K\_4  $\rightarrow$  +3V\_S5

This signal has a weak internal pull up.  
NOTE: This signal should not be pulled low

---

**GPIO15**

GPIO15  $\rightarrow$  R128  $\rightarrow$  \*1K\_4  $\rightarrow$  +3V\_S5

0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality  
1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

---


**GPIO27**

GPIO27  $\rightarrow$  R182  $\rightarrow$  \*10K\_4

0 = Disables the VccVRM. Need to use on-board filter circuits for analog rails.  
1 = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.  
This signal has a weak internal pull-up.

BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	GPIO28	GPIO38
UMA SKU	H	L						
VGA SKU	L							
W/ MDC			H	L				
W/O MDC			L					
W/ HDMT				H	L			
W/O HDMT				L				
W/O 3G					H	L		
W/ 3G					L			
15*						H		
14*						L		
W/O BT							H	
W/ BT							L	
14 or 15								H
13								L
Old HW(2010)								
New HW(2011)								







**Quanta Computer Inc.**

PROJECT : TE4D

Size: Document Number: PCH 4/5 (GPIO & Strap) Rev: A1A

Date: Monday, January 24, 2011 Sheet: 12 of 48





**Quanta Computer Inc.**

**PROJECT : TE4**

Size Document Number **PCH 5/5 (POWER)** Rev A1A



Date: Monday, January 24, 2011 Sheet 13 of 46

H=4



**Place these Caps near So-Dimm0.**


Some Projects replace 10UF 0805 by 4.7UF 0603  
It can cost down 30%





**Quanta Computer Inc.**  
PROJECT : TE4

Size	Document Number	Rev
	<b>DDR3 DIMM-0</b>	A1A
Date:	Monday, January 24, 2011	Sheet 14 of 46

H=8




**Place these Caps near So-Dimm1.**  
Some Projects replace 10UF 0805 by 4.7UF 0603  
It can cost down 30%




		<b>Quanta Computer Inc.</b> PROJECT : TE4	
		<b>DDR3 DIMM-1</b>	
Date:	Monday, January 24, 2011	Sheet	15 of 46


Display Port Enable [HDM]




I2C PU





LEVEL SHIFT ENABLE



HDMI LEVEL SHIFT (UMA)



LEVEL SHIFT SETTING




Slew Rate Control Function

SR1	SR0	Rise/Fall Time
1	1	140ps
1	0	130ps
0	1	120ps
0	0	110ps



Reserve




Hot Plug Detector (UMA)



LVDS (UMA)



CRT (UMA)





**Quanta Computer Inc.**  
PROJECT : TE4

Size	Document Number	Rev
	UMA	A1A
Date:	Monday, January 24, 2011	Sheet 23 of 46





# HDMI Conn [HDM]

# 25



RI38: footprint is choke model

B2A



B2A

EMI


此組之後可以刪掉，重覆到了

**Quanta Computer Inc.**  
PROJECT : TE4

Size	Document Number	Rev
	<b>HDMI CONN</b>	A1A
Date:	Monday, January 24, 2011	Sheet 25 of 46


### LCD POWER SWITCH

<LDS>




### HALL Sensor

<HSR>




### LCD Panel Module

[LDS]




### CRT

<CRT>




### USB for CRT BOARD (Right)

<USB>



### CCD


[CCD]




**Quanta Computer Inc.**  
PROJECT : TE4  
Date: Monday, January 24, 2011

Size	Document Number	Rev
	LCD/LED Panel/CCD	A1A
		Page 26 of 46


MINI Card Slot#1(Wifi / Wimax / Combo) <MNW>




MINI Card Slot#2-3G <MNT>




SIM CARD





USB2.0 MB SIDE (Left) 1 <USB>




USB2.0 MB SIDE (Left) 2 <USB>



USB w S&C MAXIM solution <S/C>




USB w S&C TI solution <S/C>



SATA ODD

[ODD]



ODD Zero power . (Only for Intel) <OZP>



SATA HDD

[HDD]

SATA HDD Re-driver IC




Colay with Redriver IC



**Quanta Computer Inc.**  
**PROJECT : TE4**

Size	Document Number	Rev
	HDD/ODD/MDC	A1A
Date:	Monday, January 24, 2011	Sheet 29 of 46


Codec(CX20587-11Z) <ADO/MDC/AMP>




EMI part

EXT MIC <ADO/AMP>


30




EXT H.P / Beats <ADO/AMP>



INT SPK <ADO/AMP>




MDC <MDC>



**Quanta Computer Inc.**  
PROJECT : TE4

Site	Document Number	Rev
	Codec (CX20587)	A1A
Date	Monday, January 24, 2011	Sheet 30 of 46


Atheros Lan <LAN/LN1/LNG>



LAN-Wake up function <LAN>




LAN-SM-Bus <LAN>




LAN-terminator <LAN/LN1/LNG>

PLACE NEAR LAN IC SIDE



LAN-Transformer <LAN/LN1/LNG>




If support 10/100, R44,R43 change to 0-ohm(0805) (CS00004JA40),and C91,C96 stuff  
If support 1G, R44,R43 change to 75-ohm(0805)(D607504FA11),and C91,C98 stuff

LAN-Strap function <LAN/LN1/LNG>



LEDO = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode

LAN(RJ45)-CONN Interface <LAN>




**Quanta Computer Inc.**  
PROJECT : TE4

Size: Document Number: Atheros Lan Rev: A1A  
Date: Monday, January 24, 2011 Sheet: 31 of 46

# 3 IN 1 CARD READER


Card reader controller <MMC>



# 3 IN 1 CARD READER

<MMC>



32



**Quanta Computer Inc.**  
**PROJECT : TE4D**


Size	Document Number	Rev
		A1A
<b>RTS5138 (Card Reader)</b>		
Date: Monday, January 24, 2011	Sheet	32 of 46






I/O Base Address


BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh



ID




SPI FLASH



INTERNAL KEYBOARD STRIP SET




HWPG




**SMBUS Table**

SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	AMD SMBus	98H
	EEPROM	ADH
3	VGA Board Thermal Sensor	98H




**Quanta Computer Inc.**  
**PROJECT : TE4**  
 Size Document Number EC-WPC8763LDG/WPC8769L(O) Rev A1A  
 Date Monday, January 24, 2011 Sheet 33 of 46


INT KeyBoard <KBC>




TP board <TPD>










Power board <PSW>



K/B LED power <KBP>



HOLE




Quanta Computer Inc.  
PROJECT : TE4

Size	Document Number	Rev
	KB/TP&TP/PB/FL/LEB/MMB/B-CAS	A1A
Date: Monday, January 24, 2011	Sheet 34 of 46	

LED


AC-IN




BATTERY

Full Charge = White


2mA




CARDREADER



HDD/ODD



POWER




RF LED




ESD Protect


FOR POWER LED





FOR BATTERY LED



FOR HDD/RF LED




FOR CARDREADER LED



**Quanta Computer Inc.**  
**PROJECT : TE4**


Size	Document Number	Rev
	LED	A1A
Date:	Monday, January 24, 2011	Sheet 35 of 46



**Quanta Computer Inc.**  
**PROJECT : TE4**


Size	Document Number	Rev
	<b>CHARGER-ISL88731C</b>	<b>1A</b>
Date:	Monday, January 24, 2011	Sheet 36 of 46

# P2



**Quanta Computer Inc.**  
**PROJECT : TE4**

Size	Document Number	Rev
	<b>System 5V/3V (PM6686TR)</b>	<b>1A</b>
Date:	Monday, January 24, 2011	Sheet 37 of 46




(Peak 0.5A, AVG 0.35A)

(Peak 0.1A, AVG 0.07A)


OCP: 18.47A  
 (Peak 9.061A, AVG 6.342A)  
 ESR : 9mΩ  
 f : 400k Hz

$$V_{out} = (R1/R2) \times 0.75 + 0.75$$


Be careful to this two net name.


 <b>Quanta Computer Inc.</b> <b>PROJECT : TB4</b>		
Size	Document Number	Rev
	DDR 1.5V(RT8207L)1.05VSUS	1A
Date:	Monday, January 24, 2011	Sheet 38 of 46


Total capacitor : 390uF  
F: 320k Hz  
(Peak 24.390A , AVG 17.073A)  
OCP:20.104A



$V_{OUT} = (1 + R1/R2) * 0.75$



		
Quanta Computer Inc.		
PROJECT : TE4		
Size	Document Number	Rev
	+VTT+-1.05V (G5602R41U)	1A
Date:	Monday, January 24, 2011	Sheet 39 of 46



**OCF 20A**  
 (Peak 19A, AVG 15.4A)


Total capacitor : 330 uF  
 ESR : 4.5mΩ  
 f : 300k Hz

修正程没有-smt  
 B2A  
 800 mils




**Quanta Computer Inc.**  
**PROJECT : TE4**


Size	Document Number	Rev
	UMA GPU CORE (RT8152C)	1A
Date:	Monday, January 24, 2011	Sheet 40 of 46







# P7




 <b>Quanta Computer Inc.</b> PROJECT : TE4		
Size	Document Number	Rev
	<b>+1.8V (G966A)/Discharge</b>	1A
Date:	Monday, January 24, 2011	Sheet 42 of 46





**Quanta Computer Inc.**  
 PROJECT : TE4

Size	Document Number	Rev
<b>POWER TREE TABLE</b>		1A
Date:	Thursday, January 20, 2011	Sheet 44 of 46

Model	REV	CHANGE LIST	MODEL		
			PAGE	FROM	To
TE4 MB	2A	PAGE 14: R22 no stuff	1	1A	
		PAGE 15: R23 no stuff	2	1A	
		PAGE 27: add R470	3	1A	
		PAGE 28: add Q1100/R1015 and no stuff	4	1A	
		PAGE 32: add Q40	5	1A	
			6	1A	
			7	1A	
			8	1A	
			9	1A	
			10	1A	
			11	1A	
			12	1A	
			13	1A	
			14	1A	
			15	1A	
			16	1A	
			17	1A	
			18	1A	
			19	1A	
			20	1A	
			21	1A	
			22	1A	
			23	1A	
			24	1A	
			25	1A	
			26	1A	
			27	1A	
			28	1A	
			29	1A	
			30	1A	

DOC NO. 204	PROJECT MODEL :	TE4	APPROVED BY:	Kent Su	DATE:	2010/11/12	 <b>Quanta Computer Inc.</b> PROJECT : TE4
	PART NUMBER:		DRAWING BY:	Kent Su	REVISION:	1A	

Model	REV	CHANGE LIST	MODEL		
			PAGE	FROM	To
TE4 MB	1A	PAGE 38: PC212 change value and FP to 0.1U/25V 6X ; add PD9 (10.10.06)	1	1A	
		PAGE 35: add PC71 and PC76 for EMI Sol. (10.10.06)	2	1A	
		PAGE 36: add PD12 , PR142 and PR139 (10.10.06)	3	1A	
		<u>Rename</u>	4	1A	
		PAGE 36: PR169 , PR171, PR165 , PU10 , PR101 change Value ; PR173 , PR102 , PR96 no stuff ; PR175 stuff (10.10.20)	5	1A	
		PAGE 37: PC133 change Value and FP (10.10.20)	6	1A	
		PAGE 38: PU9 , PQ41 , PQ43 change Value (10.10.20)	7	1A	
			8	1A	
			9	1A	
		PAGE 35: add PC158 and PC99 for EMI sol. (10.11.5)	10	1A	
		PAGE 35: add PU11 (10.11.5)	11	1A	
		PAGE 36: delete PJP5 , PJP6 (10.11.5)	12	1A	
		PAGE 36: change PL8 , PL9 , PR35 Value (10.11.5)	13	1A	
		PAGE 37: delete PJP4 , PC135 stuff , PR42 change Value (10.11.5)	14	1A	
		PAGE 38: PU9 change Value (10.11.5)	15	1A	
			16	1A	
			17	1A	
			18	1A	
			19	1A	
			20	1A	
			21	1A	
			22	1A	
			23	1A	
			24	1A	
			25	1A	
			26	1A	
			27	1A	
			28	1A	
			29	1A	
			30	1A	

DOC NO. 204	PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/11/13	 <b>Quanta Computer Inc.</b> PROJECT : TE4
	PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A	