






LZ2/LZ2A (Z480) Intel Chief River Platform (Optimus) Block Diagram



PEG_COMP connect to PIN H12: 20mils/W: 4mils/S: 15mils/L: 500mils.
 PEG_COMP connect to PIN J21 W: 12mils/S: 15mils/L: 500mils.


Ivy Bridge Processor (CLK, MISC, JTAG)



PEG x16 (UMA Non-stuff)

0.1uF AC coupling Caps for PCIE GEN2
 0.22uF AC coupling Caps for PCIE GEN3

PEG TXP0 C C499	DIS@0.1U/10V/X5R 4	PEG TXP0	PEG TXN0 C C498	DIS@0.1U/10V/X5R 4	PEG TXN0
PEG TXP1 C C475	DIS@0.1U/10V/X5R 4	PEG TXP1	PEG TXN1 C C474	DIS@0.1U/10V/X5R 4	PEG TXN1
PEG TXP2 C C613	DIS@0.1U/10V/X5R 4	PEG TXP2	PEG TXN2 C C514	DIS@0.1U/10V/X5R 4	PEG TXN2
PEG TXP3 C C483	DIS@0.1U/10V/X5R 4	PEG TXP3	PEG TXN3 C C482	DIS@0.1U/10V/X5R 4	PEG TXN3
PEG TXP4 C C487	DIS@0.1U/10V/X5R 4	PEG TXP4	PEG TXN4 C C486	DIS@0.1U/10V/X5R 4	PEG TXN4
PEG TXP5 C C508	DIS@0.1U/10V/X5R 4	PEG TXP5	PEG TXN5 C C509	DIS@0.1U/10V/X5R 4	PEG TXN5
PEG TXP6 C C477	DIS@0.1U/10V/X5R 4	PEG TXP6	PEG TXN6 C C476	DIS@0.1U/10V/X5R 4	PEG TXN6
PEG TXP7 C C504	DIS@0.1U/10V/X5R 4	PEG TXP7	PEG TXN7 C C503	DIS@0.1U/10V/X5R 4	PEG TXN7
PEG TXP8 C C478	DIS@0.1U/10V/X5R 4	PEG TXP8	PEG TXN8 C C479	DIS@0.1U/10V/X5R 4	PEG TXN8
PEG TXP9 C C502	DIS@0.1U/10V/X5R 4	PEG TXP9	PEG TXN9 C C501	DIS@0.1U/10V/X5R 4	PEG TXN9
PEG TXP10 C C481	DIS@0.1U/10V/X5R 4	PEG TXP10	PEG TXN10 C C480	DIS@0.1U/10V/X5R 4	PEG TXN10
PEG TXP11 C C494	DIS@0.1U/10V/X5R 4	PEG TXP11	PEG TXN11 C C495	DIS@0.1U/10V/X5R 4	PEG TXN11
PEG TXP12 C C483	DIS@0.1U/10V/X5R 4	PEG TXP12	PEG TXN12 C C482	DIS@0.1U/10V/X5R 4	PEG TXN12
PEG TXP13 C C491	DIS@0.1U/10V/X5R 4	PEG TXP13	PEG TXN13 C C490	DIS@0.1U/10V/X5R 4	PEG TXN13
PEG TXP14 C C484	DIS@0.1U/10V/X5R 4	PEG TXP14	PEG TXN14 C C485	DIS@0.1U/10V/X5R 4	PEG TXN14
PEG TXP15 C C487	DIS@0.1U/10V/X5R 4	PEG TXP15	PEG TXN15 C C486	DIS@0.1U/10V/X5R 4	PEG TXN15



DP & PEG Compensation


+1.05V_PCH — R527 — 24.9/F_4 PEG_COMP

PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms


+1.05V_PCH — R532 — 10K_4 INT_eDP_HPD_Q

+1.05V_PCH — R528 — 24.9/F_4 eDP_COMP

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms





Ivy Bridge Processor (DDR3)



POWER

POWER



CORE SUPPLY



GRAPHICS


SVID

1.8V RAIL

SENSE LINES

MISC






Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.








	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

Cougar Point/Panther Point (DMI,FDI,PM)

Cougar Point/Panther Point (LVDS,DDI)




PROJECT : LZ2A
Quanta Computer Inc.

Size Document Number
Panther Point 1/6

Date: Wednesday, November 30, 2011 Sheet 6 of 45

RTC Circuitry(RTC)




http://adf.ly/3o8pJ


[6,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43] [6,10,32] +3V_RTC
 [10,21,22,25,26,29,30,33,34] +5V
 [2,6,8,9,10,27,31,34] +3V_S5
 [2,4,6,8,10,33,34,38,43] +1.05V_PCH
 [6,23,24,26,27,31,32,34,35,36,40] +3VPCU

07


Cougar Point/Panther Point (HDA,JTAG,SATA)



HDA Bus(CLG)




PCH Dual SPI (CLG)












PCH Strap Table


Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 R515 *1K 4 SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R472 *1K 4 PCH_GNT3# [8]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC R114 *330K 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table>	GNT#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] R471 *1K 4 BBS_BIT1 [8]
GNT#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R203 *1K 4 BBS_BIT0									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_S5 R411 *1K 4 ACZ_SDOU_R									
DF_TV5	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R254 2.2K 4 O+1.8V R255 1K 4 DF_TV5 [9] H_SNB_IVB# [2]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R490 *1K 4 PLL_ODDVR_EN [9]									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5O R413 *1K 4 ACZ_SYNC_R									
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 R181 *1K 4 PCH_SPI_SI									
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 20kohm)										



INTERNAL FOR REVIEW

Cougar Point-M/Panther Point (PCI,USB,NVRAM)






Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SVT			
SOVP			

Board ID use below GPIO:
BOARD_ID1
BOARD_ID2
BOARD_ID3

PCB_LAYER_ID:
0-->6 layer
1-->8 layer






System ID[0], ID[1]:
-->LZ1 [0,0]
-->LZ2 [0,1]
-->LZ3 [1,0]







SATA2GP/GPIO26 Reserved

Rising edge of PWROK

NOTES:
1. The internal pull-down is disabled after PWROK# deasserts.
2. This signal should not be pulled high when strap is



Cougar Point/Panther Point (POWER)



Cougar Point/Panther Point (GND)

U13H		H5	
VSS[0]		VSS[0]	
VSS[1]		VSS[1]	
VSS[2]		VSS[2]	
VSS[3]		VSS[3]	
VSS[4]		VSS[4]	
VSS[5]		VSS[5]	
VSS[6]		VSS[6]	
VSS[7]		VSS[7]	
VSS[8]		VSS[8]	
VSS[9]		VSS[9]	
VSS[10]		VSS[10]	
VSS[11]		VSS[11]	
VSS[12]		VSS[12]	
VSS[13]		VSS[13]	
VSS[14]		VSS[14]	
VSS[15]		VSS[15]	
VSS[16]		VSS[16]	
VSS[17]		VSS[17]	
VSS[18]		VSS[18]	
VSS[19]		VSS[19]	
VSS[20]		VSS[20]	
VSS[21]		VSS[21]	
VSS[22]		VSS[22]	
VSS[23]		VSS[23]	
VSS[24]		VSS[24]	
VSS[25]		VSS[25]	
VSS[26]		VSS[26]	
VSS[27]		VSS[27]	
VSS[28]		VSS[28]	
VSS[29]		VSS[29]	
VSS[30]		VSS[30]	
VSS[31]		VSS[31]	
VSS[32]		VSS[32]	
VSS[33]		VSS[33]	
VSS[34]		VSS[34]	
VSS[35]		VSS[35]	
VSS[36]		VSS[36]	
VSS[37]		VSS[37]	
VSS[38]		VSS[38]	
VSS[39]		VSS[39]	
VSS[40]		VSS[40]	
VSS[41]		VSS[41]	
VSS[42]		VSS[42]	
VSS[43]		VSS[43]	
VSS[44]		VSS[44]	
VSS[45]		VSS[45]	
VSS[46]		VSS[46]	
VSS[47]		VSS[47]	
VSS[48]		VSS[48]	
VSS[49]		VSS[49]	
VSS[50]		VSS[50]	
VSS[51]		VSS[51]	
VSS[52]		VSS[52]	
VSS[53]		VSS[53]	
VSS[54]		VSS[54]	
VSS[55]		VSS[55]	
VSS[56]		VSS[56]	
VSS[57]		VSS[57]	
VSS[58]		VSS[58]	
VSS[59]		VSS[59]	
VSS[60]		VSS[60]	
VSS[61]		VSS[61]	
VSS[62]		VSS[62]	
VSS[63]		VSS[63]	
VSS[64]		VSS[64]	
VSS[65]		VSS[65]	
VSS[66]		VSS[66]	
VSS[67]		VSS[67]	
VSS[68]		VSS[68]	
VSS[69]		VSS[69]	
VSS[70]		VSS[70]	
VSS[71]		VSS[71]	
VSS[72]		VSS[72]	
VSS[73]		VSS[73]	
VSS[74]		VSS[74]	
VSS[75]		VSS[75]	
VSS[76]		VSS[76]	
VSS[77]		VSS[77]	
VSS[78]		VSS[78]	
VSS[79]		VSS[79]	

CPT_PPT_Rev_0p5





U13I		H4F	
VSS[159]		VSS[259]	
VSS[160]		VSS[260]	
VSS[161]		VSS[261]	
VSS[162]		VSS[262]	
VSS[163]		VSS[263]	
VSS[164]		VSS[264]	
VSS[165]		VSS[265]	
VSS[166]		VSS[266]	
VSS[167]		VSS[267]	
VSS[168]		VSS[268]	
VSS[169]		VSS[269]	
VSS[170]		VSS[270]	
VSS[171]		VSS[271]	
VSS[172]		VSS[272]	
VSS[173]		VSS[273]	
VSS[174]		VSS[274]	
VSS[175]		VSS[275]	
VSS[176]		VSS[276]	
VSS[177]		VSS[277]	
VSS[178]		VSS[278]	
VSS[179]		VSS[279]	
VSS[180]		VSS[280]	
VSS[181]		VSS[281]	
VSS[182]		VSS[282]	
VSS[183]		VSS[283]	
VSS[184]		VSS[284]	
VSS[185]		VSS[285]	
VSS[186]		VSS[286]	
VSS[187]		VSS[287]	
VSS[188]		VSS[288]	
VSS[189]		VSS[289]	
VSS[190]		VSS[290]	
VSS[191]		VSS[291]	
VSS[192]		VSS[292]	
VSS[193]		VSS[293]	
VSS[194]		VSS[294]	
VSS[195]		VSS[295]	
VSS[196]		VSS[296]	
VSS[197]		VSS[297]	
VSS[198]		VSS[298]	
VSS[199]		VSS[299]	
VSS[200]		VSS[300]	
VSS[201]		VSS[301]	
VSS[202]		VSS[302]	
VSS[203]		VSS[303]	
VSS[204]		VSS[304]	
VSS[205]		VSS[305]	
VSS[206]		VSS[306]	
VSS[207]		VSS[307]	
VSS[208]		VSS[308]	
VSS[209]		VSS[309]	
VSS[210]		VSS[310]	
VSS[211]		VSS[311]	
VSS[212]		VSS[312]	
VSS[213]		VSS[313]	
VSS[214]		VSS[314]	
VSS[215]		VSS[315]	
VSS[216]		VSS[316]	
VSS[217]		VSS[317]	
VSS[218]		VSS[318]	
VSS[219]		VSS[319]	
VSS[220]		VSS[320]	
VSS[221]		VSS[321]	
VSS[222]		VSS[322]	
VSS[223]		VSS[323]	
VSS[224]		VSS[324]	
VSS[225]		VSS[325]	
VSS[226]		VSS[326]	
VSS[227]		VSS[327]	
VSS[228]		VSS[328]	
VSS[229]		VSS[329]	
VSS[230]		VSS[330]	
VSS[231]		VSS[331]	
VSS[232]		VSS[332]	
VSS[233]		VSS[333]	
VSS[234]		VSS[334]	
VSS[235]		VSS[335]	
VSS[236]		VSS[336]	
VSS[237]		VSS[337]	
VSS[238]		VSS[338]	
VSS[239]		VSS[339]	
VSS[240]		VSS[340]	
VSS[241]		VSS[341]	
VSS[242]		VSS[342]	
VSS[243]		VSS[343]	
VSS[244]		VSS[344]	
VSS[245]		VSS[345]	
VSS[246]		VSS[346]	
VSS[247]		VSS[347]	
VSS[248]		VSS[348]	
VSS[249]		VSS[349]	
VSS[250]		VSS[350]	
VSS[251]		VSS[351]	
VSS[252]		VSS[352]	
VSS[253]			
VSS[254]			
VSS[255]			
VSS[256]			
VSS[257]			
VSS[258]			

CPT_PPT_Rev_0p5


LENOV CONFIDENTIAL TO INTERNAL FOR REVIEW

PROJECT : LZ2A
Quanta Computer Inc.

Size	Document Number	Rev
	Panther Point 6/6	1A
Date:	Wednesday, November 30, 2011	Sheet 11 of 45




CONFIDENTIAL TO INTERNAL FOR REVIEW




<http://adf.ly/3o8pJ>


Place these Caps near So-Dimm0.




VREF DQ0 M3 Solution







PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >3.45A



CAP CLOSE TO BGA



0ohm (R86)	
N13P-GS (GK107)	Stuff
N13P-GL (GF108)	unstuff
N13M-GEL (GF119)	unstuff



1/19 PCI_EXPRESS

PEG Capacitance	
N13P-GS (GK107)	CH4222K9B04: CAP CHIP 0.22U 10V (+-10%, X5R, 0402)
N13P-GL (GF108)	CH41002KB93: CAP CHIP 0.1U 10V (+-10%, X5R, 0402)
N13M-GEL (GF119)	CH41002KB93: CAP CHIP 0.1U 10V (+-10%, X5R, 0402)

All GPU power rails must ramp up after VDD3. The following conditions must be met:

- ▶ INVDD > 0
- ▶ IPEXIOVDD > 0
- ▶ IPEXIOVDDQ > 0
- ▶ IPEXIOVDD > 0
- ▶ IPEXIOVDDQ > 0

▶ The ramp time for any rail must be more than 40 ns.

















Figure 18. Recommended Power Off Sequencing





CONFIDENTIAL - INTERNAL FOR REVIEW





Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE XXXX
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM XXXX
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0] XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0] 1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0] 0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0] XXXX
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED 0000
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V XXXX

Resistance	Quanta PN	DESCRIPTION
4.99K/4	CS2492FB26	RES CHIP 4.99K 1/16W +1%(0402)
10K/4	CS31002FB26	RES CHIP 10K 1/16W +1% (0402)
15K/4	CS31502FB24	RES CHIP 15K 1/16W +1% (0402)
20K/4	CS32002FB29	RES CHIP 20K 1/16W +1%(0402)
24.9K/4	CS32492FB16	RES CHIP 24.9K 1/16W +1%(0402)
30K/4	CS33002FB13	RES CHIP 30K 1/16W +1%(0402)
34.8K/4	CS33482FB22	RES CHIP 34.8K 1/16W +1%(0402)
45.3K/4	CS34532FB18	RES CHIP 45.3K 1/16W +1% (0402)

VRAM Configuration Table

VRAM Configure	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN	RAMCFG [3:0]	ROM_SI
900MHz 2GB(128M*16) Samsung	AKDSMGWT500		K4W2G1646C-HC11	0x7(0111)	R87 (45.3K ohm)
900MHz 2GB(128M*16) Hynix	AKDSMGWTW00		H5TQ2G63BFR-11C	0x6(0110)	R87 (34.8K ohm)
900MHz 1GB(64M*16) Samsung	AKDEGGT500		K4W1G1646C-BC11	0x3(0011)	R87 (20K ohm)
900MHz 1GB(64M*16) Hynix	AKDSLZWTW02		H5TQ1G63DR-11C	0x2(0010)	R87 (15K ohm)

GPU Model Strap Table

GPU Model	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1-A1 (GF119)	R73 (30K ohm) PD	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R47 (4.99K ohm) PU	R52 (4.99K ohm) PD	R56 (10K ohm) PD
N13P-GL-A1 (GF108)	R73 (10K ohm) PD	R76 (15K ohm) PD	R383 (45.3K ohm) PU	R41 (45.3K ohm) PD	R47 (10K ohm) PU	NA	NA
N13P-GS-A2 (GK107)	R69 (10K ohm) PU	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R42 (15K ohm) PD	R52 (4.99K ohm) PD	R56 (10K ohm) PD

Using internal thermal sensor






Table 5. Stuffing Options

GPU Model	DC and GPIO	Options
N13M-GE1/GS/4P, N13P-Q1/Q3	DC and GPIO	No stuff FET Stuff IO bypass resistor
	3V3MISC	Stuff FET No stuff IO bypass resistor
Other N13P and N13M	DC and GPIO	Stuff FET No stuff IO bypass resistor
	3V3MISC	No stuff FET Stuff IO bypass resistor

GPU Model	Q6, Q63, R81, R104	R68, R102, R105, R463
N13P-GS	Unstuff	Stuff
N13P-GL	Stuff	Unstuff
N13M-GE1	Stuff	Unstuff



NVDD Table

GPU Model	NVDD (0.9V)		
	N13M-GE1-A1 (GF119)	N13P-GL-A1 (GF108)	N13P-GS-A1 (GK107)
GPU_VID0	0 (R66)	0 (R66)	0 (R66)
GPU_VID1	0 (R62)	0 (R62)	0 (R62)
GPU_VID2	0 (R58)	1 (R59)	0 (R58)
GPU_VID3	0 (R57)	1 (R54)	0 (R57)
GPU_VID4	1 (R71)	0 (R40)	1 (R71)
GPU_VID5	1 (R385)	1 (R385)	1 (R385)

GPIO ASSIGNMENTS

GPIO	GPU VID	Function
GPIO0	GPU_VID4	GPU Core VDD VID4
GPIO1	GPU_VID3	GPU Core VDD VID3
GPIO2	LCD_BL_PWM	Panel Backlight PWM brightness control
GPIO3	LCD_VCC or PS1	Panel Power Enable or Panel Backlight
GPIO4	LCD_BLEN	Panel Backlight Enable
GPIO5	GPU_VID1	GPU Core VDD VID1
GPIO6	GPU_VID2	GPU Core VDD VID2
GPIO7	3D Vision	3D Motion/3D Right signal
GPIO8	OVERT	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALEXT	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	Memory VREF Control
GPIO11	GPU_VID0	GPU Core VDD VID0
GPIO12	PWR_LED	AC power detect or power supply overdrive input
GPIO13	GPU_VID5	GPU Core VDD VID5
GPIO14	HFPA_AB	Hot Plug Detect for HFPA
GPIO15	HFPA_C	Hot Plug Detect for HFPA
GPIO16	HFPA_D or MEM_VDD_CTL	Phase Shedding or Memory VDD VID
GPIO17	HFPA_D	Hot Plug Detect for HFPA
GPIO18	HFPA_E	Hot Plug Detect for HFPA
GPIO19	HFPA_F	Hot Plug Detect for HFPA
GPIO20	Reserved	
GPIO21	Reserved	

Table 2. GB4-128 Ballout Compatibility

L3	CEC	NC	NC	NC
				Place a 10k pull-up to 3V3 on N13P-PE57-GL1-NE1.







Table 5. Stuffing Options

N13P-GT/-GS/-LP, N14P-Q1/-Q3	I2C and GPIO	No stuff FET Stuff OQ bypass resistor
	3V3MISC	Stuff FET No stuff OQ bypass resistor
Other N13P and N13M	I2C and GPIO	Stuff FET No stuff OQ bypass resistor
	3V3MISC	No stuff FET Stuff OQ bypass resistor


[15] VMA_DQ[63..0]
[15] VMA_DM[7..0]
[15] VMA_WDQS[7..0]
[15] VMA_RDQS[7..0]

CHANNEL A: 512MB/1024MB DDR3

[14,15,20,33,43] +1.5V_GPU



Placement has to be close to VRAM







PROJECT : LZ2A
Quanta Computer Inc.
Nvidia-N13P GB4-128(VRAM-1)
Date: Wednesday, November 30, 2011 Sheet 19 of 45


[6]	INT_HDMI_TXDP2	C620	0.1U/10V_4	HDMI TX2+
[6]	INT_HDMI_TXDN2	C619	0.1U/10V_4	HDMI TX2-
[6]	INT_HDMI_TXDP1	C618	0.1U/10V_4	HDMI TX1+
[6]	INT_HDMI_TXDN1	C617	0.1U/10V_4	HDMI TX1-
[6]	INT_HDMI_TXDP0	C616	0.1U/10V_4	HDMI TX0+
[6]	INT_HDMI_TXDN0	C615	0.1U/10V_4	HDMI TX0-
[6]	INT_HDMI_TXCP	C613	0.1U/10V_4	HDMI CLK+
[6]	INT_HDMI_TXCN	C611	0.1U/10V_4	HDMI CLK-

[6]	INT_HDMI_SCL	INT_HDMI_SCL
[6]	INT_HDMI_SDA	INT_HDMI_SDA
[6]	INT_HDMI_HPD	INT_HDMI_HPD


Change to KL6/BC HDMI CONN






For ESD





For EMI





Layout Note:
Setting R,G,B trace
impedance to 50 ohm.





CONFIDENTIAL TO INTERNAL FOR REVIEW




Back Light






* C476 and C472 are for U24 LAN_EVDD12 pin 21.




* C5110 to C5113 are for U5006 VDD33 pins-- 1, 29, 37 and 40. Place C5113, C5094 closed to U5006 pins44,45 and 40.




* C5119 to C5123 are for U5006 VDD12 pins-- 10, 13, 30, 36, 39.


Transformer



RJ45 Connector




CODEC(ADO)




<http://adf.ly/3o8pJ>


Codec Power(ADO)




HDA Power(ADO)





Earphone(AMP)




System MIC(AMP)



Speaker(AMP)





PC BEEP




SATA HDD Connector.

http://adf.ly/3o8pj



[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,27,29,30,31,32,33,34,37,38,41,42,43] +5V
 [10,34,35,36,37,38,39,40,41,42,43] +3V
 [6,7,23,24,27,31,32,34,35,36,40] +5VPCU
 [23,30,34,36,43] +15V




Place caps close to connector.




Place caps close to connector.





Place caps close to connector.



Place caps close to connector (<200mil).














PCI-Express TX and RX direct to connector

For BSD

For ESD / RF



For EMI







USB2.0*1

DC-IN Board





FAN CONTROL







BLUETOOTH



Touch pad





MMB



PROJECT : LZ2A
Quanta Computer Inc.

Size Custom	Document Number CCD/TP/BT/MMB	Rev 1A
Date: Wednesday, November 30, 2011	Sheet 30 of 45	


KEYBOARD




<http://adf.ly/3o8pj>

[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,32,33,34,37,38,41,42,43]
 [2,6,7,8,9,10,27,34]
 [8,7,23,24,26,27,32,34,35,36,40]
 [10,23,26,28,33,34]
 [5,6,7,8,9,10,27,34]


31








POWER BOARD





Card Reader BOARD





PROJECT : LZ2A
Quanta Computer Inc.




Project	PU/PD
Z380 (LZ1) - INTEL	PU
Z480 (LZ2) - INTEL	PU
Z485 (LZ2) - AMD	PU
Z580 (LZ3) - INTEL	PD
Z585 (LZ3) - AMD	PD




Screw for ME




<http://adf.ly/3o8pj>




CPU BKT



For ESD




For EMI




PROJECT : LZ2A
Quanta Computer Inc.






Size B	Document Number HOLD/SKEW/ESD/EMI	Rev 1A
Date: Wednesday, November 30, 2011	Sheet 33	of 45




- [10,35,36,37,38,39,40,41,42,43] +5VPCU
- [7,10,21,22,25,26,29,30,33] +5V
- [23,26,30,36,43] +3V
- [6,7,23,24,26,27,31,32,35,36,40] +3VPCU
- [2,6,7,8,9,10,27,31] +3V_S5
- [10,23,26,28,31,33] +5V_S5
- [2,4,10,12,13,33,37,43] +1.5V_SUS
- [24,33] LANVCC
- [2,4,6,7,8,10,33,38,43] +1.05V_PCH
- [12,13,37] +0.75V_DDR_VTT
- [4,7,10,33,40] +1.8V
- [4,33,39] +0.85V



3V_S5, 5V_S5






[8,7,23,24,26,27,31,32,34,36,40] +3VPCU
 [33] VBATT
 [23,33,36,37,38,39,41,42] VIN

Place these CAPs close to FETs

CONFIDENTIAL / INTERNAL

[23,33,35,37,38,39,41,42]	VIN
	5V_AL
	3V_AL
	REF
[10,34,35,37,38,39,40,41,42,43]	+5VPCU
[23,26,30,34,43]	+15V
[6,7,23,24,26,27,31,32,34,35,40]	+3VPCU



+5VPCU
 Fs=400K
 TDC :6A
 I_{max} :8A
 OCP :10A

+3VPCU
 Fs=500K
 TDC :6A
 I_{max} :8A
 OCP :10A

[12,13,34] +0.75V_DDR_VTT

[23,33,35,36,38,39,41,42] VIN


[2,4,10,12,13,33,34,43] +1.5V_SUS


LENOVO CONFIDENTIAL INTERNAL FOR REVIEW

+0.75V_DDR_VTT
TDC : 1A

+1.5V_SUS
Fs=300K
TDC :16A
Imax :19A
OCP :22A


Place these CAPS
close to FETs





CONFIDENTIAL TO INTERNAL FOR REVIEW

[10,34,35,36,37,38,40,41,42,43] +5VPCU
 [23,33,35,36,37,38,41,42] VIN
 [4,33,34] +0.85V



+0.85V
 Fs=300K
 TDC :4A
 I_{max} :6A
 OCP :8A


G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V


default 0.9V

LENOVO CONFIDENTIAL TO INTERNAL FOR REVIEW

[10,34,35,36,37,38,39,41,42,43]
[6,7,23,24,26,27,31,32,34,35,36]
[4,7,10,33,34]


+5VPCU
+3VPCU
+1.8V





+VCC_GFX
 Fs=300K
 Imax :33A
 OCP :40A

+VCC_CORE
 Fs=300K
 Imax :53A
 OCP :65A



GFX_CORE
 Fs=300K
 TDC : 30A
 I_{max} : 40A
 OCP : 50A




IF IMON PULL HIGH,
 THEN DISABLE LOAD
 LINE

Place PR331,PC313
 close to PIN14 & PIN15

Close to Phase 1 Inductor

	PR44	PC14	OCP
N13P-GS	CS21492FB21(1.47K)	Stuff	TDC : 30A I _{max} : 40A OCP : 50A
N13P-GL			
N13M-GE1	CS21272FB15(1.27K)	Unstuff	TDC : 20A I _{max} : 25A OCP : 30A

[7,8,9,10,12,13,14,15]	[14,16,17,18]	+3V_GPU
[10,34,35,36,37,38,39,40,41,42]	[14,15,19,20,33]	+3V_GPU
[2,3,28,30,34,36]	[23,29,30,34,36]	+5VPCU
[2,4,10,12,13,33,34,37]	[14,15,16,33]	+1.5V_GPU
[14,15,16,33]	[14,15,16,33]	+1.5V_GPU
[2,4,6,7,8,10,33,34,38]	[2,4,6,7,8,10,33,34,38]	+1.05V_GFX_PCIE
		+1.05V_PCH



LENOVO CONFIDENTIAL TO INTERIOR FOR REVIEW