R08/V08 BLOCK DIAGRAM



Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	BLOCK DIAGRAM	1A

Date: Monday, February 13, 2012 Sheet 1 of 55



Function	IC	SMBus Address
DDR3	JDIM1A JDIM2A	A0h A4h
Thermal IC	EMC1422	1001100xb (98h)
	G781-1P8	1001101xb (9Ah)
Charge IC	BQ24707ARGRR	0b0001001x (0x12h)
Battery	Battery	16h
Fall Sensor	STM LNG3DM	01010000 (50h)



20120206
Modify H11 pin1,2,3,4 no connect to GND
20120209
Modify H11 pin3 connect to GND

20120204
Modify PV1 PV2 subsystem ID to OTH



20120204
Add two label PN HCR07003010 and HCJM5004013

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	SMB/SCREW PAD	1A

Date: Monday, February 13, 2012 Sheet 2 of 55

USB Master	Port Assignment
USB0	External port#1 (USB3.0)
USB1	External port#2 (USB3.0/eSATA/ Power share/ debug port)
USB2	External port#3 (USB3.0)
USB3	External port#4 (USB3.0)
USB4	MiniCard 1 (WLAN/BT)
USB5	MiniCard 2 (WWAN/WiMAX)
USB6	X(FOR HM77)
USB7	X(FOR HM77)
USB8	Fingerprint
USB9	Touch panel (NC, for debug)
USB10	Card Reader
USB11	Express Card (NC)
USB12	Camera
USB13	NC

SATA Master	Port Assignment
SATA0	HDD
SATA1	mSATA
SATA2	NC
SATA3	ODD
SATA4	eSATA (NC)
SATA5	NC

PCIE Master	Port Assignment
PCIE 1	WLAN
PCIE 2	WWAN (NC)
PCIE 3	Card reader (NC)
PCIE 4	NC
PCIE 5	LAN
PCIE 6	Express card (NC)
PCIE 7	NC
PCIE 8	NC


VER : 1A
Adapter 90W
Charger BQ24707ARGRR
Battery 3S2P
PWR_SRC
Shapes: 280mil
Via: 10
+3.3V_EN2
ALW_ON
TI (PU1)
TPS51125ARGER
+3.3V_ALW
TDC: 3.87A
Shapes: 155mil
Via: 6
+5V_ALW
TDC: 18A
Shapes: 720mil
Via: 26
+15V_ALW
SIO_SLP_S4#
SIO_SLP_S3#
1.5V_SUS_PWRGD
TI(PU2)
TPS51216RUKR
LDO
+1.5V_SUS
TDC: 8.15A
Shapes: 326mil
Via: 12
+0.75V_DDR_VTT
TDC: 1A
Shapes: 40mil
Via: 2
VCCSA_EN
RichTek(PU5)
RT8241DGQW
+VCCSA_CORE
TDC: 4.2A
Shapes: 168mil
Via: 6
+3.3V_RUN
RichTek(PU3)
RT8240BGQW
+1.05V_PCH
TDC: 10.39A
Shapes: 415.6mil
Via: 15
IMVP_VR_ON
ON(PU7)
NCP6132A
PQ35
PQ36
PQ37
+VCC_CORE
TDC: 42.4A
Shapes: 1696mil
Via: 61
+VCC_iGFX_CORE
TDC: 23A
Shapes: 920mil
Via: 33
SUS_ON
Load Switch(PQ17)
FDC655BN
+3.3V_SUS
TDC: 0.2A
Shapes: 8mil
Via: 1
SUS_ON
Load Switch(PQ23)
FDC655BN
+5V_SUS
TDC: 1.41A
Shapes: 56.4mil
Via: 2
RUN_ON
Load Switch(PQ16)
TPCC8065-H
+5V_RUN
TDC: 3.5A
Shapes: 140mil
Via: 5
RUN_ON
Load Switch(PQ25)
TPCC8065-H
+1.5V_RUN
TDC: 1A
Shapes: 40mil
Via: 2
DGPU_PWR_ON#
Load Switch(PQ24)
TPCC8065-H
For dGPU only
+1.5V_GFX
TDC: 1A
Shapes: 40mil
Via: 2 For dGPU
SIO_SLP_S3#
Load Switch(Q4)
FDMS7670
+1.5V_CPU
TDC: 5A
Shapes: 200mil
Via: 8
DGFX_VR_PWRGD
Load Switch(PQ27)
FDMS7670
For dGPU only
+1.05V_GFX
TDC: 1A
Shapes: 40mil
Via: 2
RUN_ON
Load Switch(PQ22)
TPCC8065-H
+3.3V_RUN
TDC: 3.52A
Shapes: 140.8mil
Via: 5
DGPU_PWR_EN
Load Switch(PQ18)
FDC655BN
For dGPU only
+3V_GFX
TDC: 0.2A
Shapes: 8mil
Via: 1
1.05V_PCH_PWRGD
RichTek(PU6)
RT8068AZQW
+1.8V_RUN
TDC: 1.02A
Shapes: 40.8mil
Via: 2
+3V_GFX
ON(PU11)
NCP3218MNR2G
For dGPU only
+VCC_DGFX_CORE
TDC: 40A
Shapes: 1600mil
Via: 57
Quanta Computer Inc.
PROJECT : R08
Size
Document Number
Power Block Diagram
Rev
1A
Date: Monday, February 13, 2012
Sheet 4 of 55

Battery Mode



Ivy Bridge Processor (RESERVED, CFG)



20120203
Change C1~C32 to 0.1U/16V_4 (CH4103K1B08)

VGA(U3)	AC coupling Cap	PN	TX location	RX location(page13)
N13P-GL	0.1uF	CH4103K1B08	C1~C32	C144 C145 C147 C149 C150 C152 C154 C156 C157 C158 C159 C160 C161 C162 C163 C164 C165 C166 C167 C168 C169 C171 C173 C175 C176 C177 C178 C179 C180 C182 C184 C185
N13P-GS	0.22uF	CH4223K1B00	C1~C32	C144 C145 C147 C149 C150 C152 C154 C156 C157 C158 C159 C160 C161 C162 C163 C164 C165 C166 C167 C168 C169 C171 C173 C175 C176 C177 C178 C179 C180 C182 C184 C185

DP & PEG Compensation



eDP Hot-plug (Disable)

CAD Note: Place PU resistor within 2 inches of CPU

This signal can be left as no connect if entire eDP interface is disabled.

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	Ivy Bridge 1/5	1A

Date: Monday, February 13, 2012 Sheet 6 of 55

Ivy Bridge Processor (CLK,MISC,JTAG)





Follow #DG1.5 471984 P119

Follow #DG1.5 471984 P128
DDR Power Gating Topology



Follow #DG1.5 471984 P130
DRAMRST# Routing Illustration



Quanta Computer Inc.			
PROJECT : R08			
Size	Document Number: Ivy Bridge 2/5		Rev 1A
Date: Monday, February 13, 2012	Sheet 7 of 55		

Ivy Bridge Processor (DDR3)



Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: Ivy Bridge 3/5	Rev: 1A
Date: Monday, February 13, 2012	Sheet 8 of 55	

Ivy Bridge Processor

CPU Core Power
SNB: 53A
IVY: 53A
10uF x 24

1.05V_PCH
SNB: 8.5A
IVY: 8.5A
10F x12

CPU VGT
SNB: 21.5A
IVY: 33A
10uF x 12

Ivy Bridge Processor (GRAPHIC POWER)

POWER

CORE SUPPLY
PEG AND DDR
SVID
SENSE LINES
GRAPHICS
SENSE LINES
VREF
DDR3 -1.5V RAILS
SA RAIL
1.8V RAIL
MISC

Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
VCC_SENSE / VSS_SENSE	100Ω	27-33Ω	<25 mils
VCCAXG_SENSE / VSSAXG_SENSE	100Ω		
VCCIO_SENSE / VSS_SENSE_VCCIO	10Ω	55Ω	
VCCSA	100Ω		

M3 VREF
Vgs=2.5V Rds=115m

CPU MCH
SNB: 5A
IVY: 5A
10uF x 6

CAD Note: +VDDR_REF_CPU should have 10 mil trace width

CPU SA
SNB: 6A
IVY: 6A
10uF x 3

CPU VCCPL
SNB: 1.2A
IVY: 1.2A
10uF x 1
1uF x 2

S3 Power reduce
5A

Take care Q3 Vgs(MAX)=2.5

Layout note: need routing together and ALERT need between CLK and DATA

SVID CLK

Place PU resistor close to CPU
SVID DATA
R45 130_4

Place PU resistor close to CPU
SVID ALERT
R46 75/F_4
R47 43_4

Quanta Computer Inc.
PROJECT : R08
Size
Document Number: Ivy Bridge 4/5
Rev 1A
Date: Monday, February 13, 2012
Sheet 9 of 55

Ivy Bridge Processor (GND)



Ivy Bridge Processor (RESERVED, CFG)



#27636 SNB EDS0.7v1 no function.

For rPGA socket, RSVD59 pin should be left NC

CFG[6:5] (PCIE Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	Ivy Bridge 5/5	1A
Date: Monday, February 13, 2012	Sheet 10 of 55	

H=8mm,RVS

SO-DIMMA SPD Address is 0XA0
SO-DIMMA TS Address is 0X30

JDIM1A — PC2100 DDR3 SDRAM SO-DIMM (204P) — DDR3-DIMM0

JDIM1B — PC2100 DDR3 SDRAM SO-DIMM (204P) — DDR3-DIMM0

RP2 10KX2

S3 Power reduce

2N7002W

Place these Caps near So-Dimm0.

M1 VREF

M3 VREF

20120213
Change C110 C112 to 1U

Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: DDR3 DIMM-0	Rev: 1A
Date: Monday, February 13, 2012	Sheet 11 of 55	



H=4mm,RVS



Place these Caps near So-Dimm1.



M1 VREF

M3 REF



Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: DDR3 DIMM-1	Rev: 1A
Date: Monday, February 13, 2012	Sheet 12 of 55	

20120203
Change U3 to AJ0N13P0T02(N13P-GL)
20120204
Change U3 to AJ0N13P0T49(WINCON)

PEX_IOVDD+PEX_IOVDDQ >3.3A

~ 1000mA

2300mA

0.1u *4 under GPU
Others Near GPU

0.1u under GPU
Others Near GPU

12~16 mils width

120mA

210mA 12~16 mils width

0.1u under GPU
Others Near GPU

U3A
N13P-GL-A1

GB4-128

PCI EXPRESS

0.22uF AC coupling Caps for PCIE GEN3
0.1uF AC coupling Caps for PCIE GEN1/2

20120203
Change C144 C145 C147 C149 C150
C152 C154 C156 C157 C158
C159 C160 C161 C162 C163
C164 C165 C166 C167 C168
C169 C171 C173 C175 C176
C177 C178 C179 C180 C182
C184 C185 to 0.1U/16V_4(CH4103K1B08)

GPU all PWROK

Q9: H(sat), L(cut-off)

PU in PCH

Power up sequence

VDD33 +3V_GFX
IFP(AB)_IOVDD +1.8V_GFX
NVVDD +VCC_DGFX_CORE
FBVDDQ +1.5V_GFX
PEX_VDD +1.05V_GFX
IFP(CDEF)_IOVDD +1.05V_GFX
t>0

NB9M: VGACORE +0.90V (Normal) , +1.09V

NVVDD Maximum Settling Time

NVVDD
GPIO
tsNVVDD<100us

PEX_RST timing

I/O 3.3V
PEX_RST
Trise >= 1uS
Tfail <=500nS

Quanta Computer Inc.	PROJECT : R08	
Size	Document Number: N13P-GS (PCIE I/F) 1/5	Rev: A00
Date: Monday, February 13, 2012	Sheet 13 of 55	


U3B
N13P-GL-A1
GB4-128
MEMORY I/F A
3050mA
35mA
66mA
+1.5V_GFX
+1.05V_GFX
FB_VREF
15mils width
For Debug only
Follow Mode E Command Mapping
(ODTX, CKE*, RST)
0.1u *8 under GPU
Others Near GPU
U3C
N13P-GL-A1
GB4-128
MEMORY I/F C
66mA
+1.05V_GFX
+1.5V_GFX
Quanta Computer Inc.
PROJECT : R08
Size
Document Number
N13P-GS (MEMORY I/F) 2/5
Rev
A00
Date: Monday, February 13, 2012
Sheet 14 of 55



Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: N13P-GS (DISPLAY) 3/5	Rev: A00
Date: Monday, February 13, 2012	Sheet 15 of 55	

N13P-GL (AJ0N13P0T02)
N13P-GS for Turbo (AJ001070T00)

CHIP	PCI_DEVID:	STRAP2	ROM_SCLK	ROM_SO
N13P-GS	0x0FD2(QS)	0010 PD 15K	1000 PU 5K	1001 PU 10K
N13P-LP	0x0FD3	0011 PD 20K	1000 PU 5K	
N13M-GS	0x1142	0010 PD 15K	0000 PD 5K	
N13P-GL	0x0DE9	1001 PU 10K	0010 PD 15K	0001 PD 10K

Strap Bit		Description
USER[3:0]	1111	EDID is used
3GIO_PADCFG [3:0]	0110	Notebook Default
PCI_DEVID[5:0]	D2	PCI_Device_ID
SORx_EXPOSED [3:0]	0000	Audio capability on each display port Not in use
DP_PLL_VDD33V	1	Default
PCIE_MAX_SPEED	1	PCIE Gen2/3 capable
PCI_SPEED_CHANGE_GEN3	0	Default
RAMCFG[3:0]	0010	Default Hynix1G
PEX_PLL_EN_TERM	0	PCIE PLL termination disable (Default)
SUB_VENDOR	0	No vedio BIOS ROM
FB[1:0]	01	Frame Buffer size Reserve
SMB_ALT_ADDR	0	Default (1GPU)
VGA_DEVICE	1	Default (non 3D)

Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111



10K/F_4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
4.99K/F_4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
15K/F_4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
20K/F_4: CS32002FB29 RES CHIP 20K 1/16W +-1%(0402)

24.9K/F_4: CS32492FB16 [RES CHIP 24.9K 1/16W +-1%(0402)]
30.1K/F_4: CS33012FB18 [RES CHIP 30.1K 1/16W +-1%(0402)]
35.7K/F_4: CS33572FB13 [RES CHIP 35.7K 1/16W +-1%(0402)]
45.3K/F_4: CS34532FB18 [RES CHIP 45.3K 1/16W +-1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0010
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V	0001
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1001
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0111
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

Default: Hynix VRAM 2G (0110)

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Quanta P/N	Vendor P/N	ROM_SI
0000		Reserved			PD 5K
0001	Reserve	Reserve	Reserve	Reserve	PD 10K
0010	DDR3 64Mx16, 900MHz	Hynix	AKD5LZWTW07	H5TQ1G63DFR-11C	PD 15K
0011	DDR3 64Mx16, 900MHz (G-die)	Samsung	AKD5EGGT509	K4W1G1646G-BC11	PD 20K
0110	DDR3 128Mx16, 900MHz	Hynix	AKD5MGWTW06	H5TQ2G63BFR-11C	PD 35K
0111	DDR3 128Mx16, 900MHz	Samsung	AKD5MGWT507	K4W2G1646C-HC11	PD 45K

U3E
N13P-GL-A1

GB4-128

MISC1
(GPIOS,JTAG,THERM,I2C)

MISC2(ROM)

42 VGA_THERMDN → K4 THERMDN
42 VGA_THERMDP → K3 THERMDP

T8 JTAG_TCK AM10 JTAG_TCK
T9 JTAG_TMS AP11 JTAG_TMS
T10 JTAG_TDI AM11 JTAG_TDI
T11 JTAG_TDO AP12 JTAG_TDO
T12 JTAG_TRST# AN11 JTAG_TRST*

RP31 2.2KX2 I2CS_SCL T4 I2CS_SCL
RP31 2.2KX2 I2CS_SDA T3 I2CS_SDA
RP32 2.2KX2 EXT_EDIDCLK R2 I2CC_SCL
RP32 2.2KX2 EXT_EDIDDATA R3 I2CC_SDA
RP33 2.2KX2 I2CB_SCL_G R7 I2CB_SCL
RP33 2.2KX2 I2CB_SDA_G R6 I2CB_SDA
+3V_GFX

STRAP0 J2 STRAP0
STRAP1 J7 STRAP1
STRAP2 J6 STRAP2
STRAP3 J5 STRAP3
STRAP4 J3 STRAP4
R137 40.2K/F_4 STRAP_REF_GND J1 MULTI_STRAP_REF_GND

GPIO0 P6 DGPU_VID4 → DGPU_VID4 55
GPIO1 M3 DGPU_VID3 → DGPU_VID3 55
GPIO2 L6
GPIO3 P5
GPIO4 P7
GPIO5 L7 DGPU_VID1 → DGPU_VID1 55
GPIO6 M7 DGPU_VID2 → DGPU_VID2 55
GPIO7 N8
GPIO8 M1 VGA_OVT#
GPIO9 M2 VGA_ALERT
GPIO10 L1
GPIO11 M5 DGPU_VID0 → DGPU_VID0 55
GPIO12 N3 VGA_PWR_LEVEL# → VGA_PWR_LEVEL# 38,55
GPIO13 M4 DGPU_VID5 → DGPU_VID5 55
GPIO16 R8
GPIO20 P4
GPIO21 P1

ROM_CS* H6
ROM_SI H5 ROM_SI
ROM_SO H7 ROM_SO
ROM_SCLK H4 ROM_SCLK

BUFRST* L2
CEC L3

20120203
NC R605 R604 R600
Mount R598 R599 R603

	Output	VID0	VID1	VID2	VID3	VID4	VID5
N13P-GL	0.95V	0	0	1	1	0	1
N13P-GS	0.9V	0	0	0	0	1	1

Check VID PU/PD



GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	NVVDD_VID4
1	IN	N/A	NVVDD_VID3
2	OUT	HIGH	NC
3	OUT	HIGH	NC
4	OUT	HIGH	NC
5	OUT	N/A	NVVDD_VID1
6	OUT	N/A	NVVDD_VID2
7	OUT	N/A	NC
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	NC
11	OUT	N/A	NVVDD VID0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	NVVDD VID5

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	N13P-GS (GPIO&STRAPS) 4/5	A00
Date: Monday, February 13, 2012	Sheet 16 of 55	

N13P-GS 50 A
N13P-LP 40 A

+VCC_DGFX_CORE

U3F
N13P-GL-A1

GB4-128
NVVDD

AA12	VDD_001	VDD_057	V18		
AA14	VDD_002	VDD_058	AB18		
AA16	VDD_003	VDD_059	V20		
AA19	VDD_004	VDD_060	V22		
AA21	VDD_005	VDD_061	W12		
AA23	VDD_006	VDD_062	W14		
AB13	VDD_007	VDD_063	W16		
AB15	VDD_008	VDD_064	W19		
AB17	VDD_009	VDD_065	W21		
AB20	VDD_010	VDD_066	W23		
AB22	VDD_011	VDD_067	Y13		
AC12	VDD_012	VDD_068	Y15		
AC14	VDD_013	VDD_069	Y17		
AC16	VDD_014	VDD_070	Y18		
AC19	VDD_015	VDD_071	Y20		
AC21	VDD_016	VDD_072	Y22		
AC23	VDD_017	XVDD_01	U1		
M12	VDD_018	XVDD_02	U2		
M14	VDD_019	XVDD_03	U3		
M16	VDD_020	XVDD_04	U4		
M19	VDD_021	XVDD_05	U5		
M21	VDD_022	XVDD_06	U6		
M23	VDD_023	XVDD_07	U7		
N13	VDD_024	XVDD_08	U8		
N15	VDD_025	XVDD_09	V1		
N17	VDD_026	XVDD_10	V2		
N18	VDD_027	XVDD_11	V3		
N20	VDD_028	XVDD_12	V4		
N22	VDD_029	XVDD_13	V5		
P12	VDD_030	XVDD_14	V6		
P14	VDD_031	XVDD_15	V7		
P16	VDD_032	XVDD_16	V8		
P19	VDD_033	XVDD_17	W2		
P21	VDD_034	XVDD_18	W3		
P23	VDD_035	XVDD_19	W4		
R13	VDD_036	XVDD_20	W5		
R15	VDD_037	XVDD_21	W7		
R17	VDD_038	XVDD_22	W8		
R18	VDD_039	XVDD_23	Y1		
R20	VDD_040	XVDD_24	Y2		
R22	VDD_041	XVDD_25	Y3		
T12	VDD_042	XVDD_26	Y4		
T14	VDD_043	XVDD_27	Y5		
T16	VDD_044	XVDD_28	Y6		
T19	VDD_045	XVDD_29	Y7		
T21	VDD_046	XVDD_30	Y8		
T23	VDD_047	XVDD_31	AA1		
U13	VDD_048	XVDD_32	AA2		
U15	VDD_049	XVDD_33	AA3		
U17	VDD_050	XVDD_34	AA4		
U18	VDD_051	XVDD_35	AA5		
U20	VDD_052	XVDD_36	AA6		
U22	VDD_053	XVDD_37	AA7		
V13	VDD_054	XVDD_38	AA8		
V15	VDD_055	.			
V17	VDD_056	.			

NVVDD Decoupling

+VCC_DGFX_CORE

PLACE UNDER BALLS

C225	1	2	0.01U/25V_4
C226	1	2	0.01U/25V_4
C227	1	2	0.01U/25V_4
C228	1	2	0.01U/25V_4
C229	1	2	0.01U/25V_4
C230	1	2	0.01U/25V_4
C231	1	2	0.01U/25V_4
C232	1	2	0.01U/25V_4
C233	1	2	0.022U/16V_4
C234	1	2	0.022U/16V_4
C235	1	2	0.022U/16V_4
C236	1	2	0.047U/10V_4
C237	1	2	0.047U/10V_4
C238	1	2	0.047U/10V_4
C239	1	2	0.1U/16V_4
C240	1	2	0.1U/16V_4
C241	1	2	0.22U/10V_6
C242	1	2	0.22U/10V_6
C243	1	2	0.22U/10V_6
C244	1	2	1U/6.3V_4

PLACE NEAR BALLS

C245	1	2	4.7U/6.3V_6
C246	1	2	10U/6.3V_8
C247	1	2	10U/6.3V_8
C248	1	2	22U/6.3V_8
C249	1	2	22U/6.3V_8

330uF*2 at power page

U3G
N13P-GL-A1

GB4-128
GROUND

A2	GND_1	GND_105	E22		
A33	GND_2	GND_104	E10		
AA13	GND_3	GND_103	D33		
AA15	GND_4	GND_106	E25		
AA17	GND_5	GND_107	E5		
AA18	GND_6	GND_108	E7		
AA20	GND_7	GND_109	E28		
AA22	GND_8	GND_110	F7		
AB12	GND_9	GND_111	G10		
AB14	GND_10	GND_112	G13		
AB16	GND_11	GND_113	G16		
AB19	GND_12	GND_114	G19		
AB2	GND_13	GND_115	G2		
AB21	GND_14	GND_116	G22		
AB23	GND_15	GND_117	G25		
AB28	GND_16	GND_118	G28		
AB30	GND_17	GND_119	G3		
AB32	GND_18	GND_120	G30		
AB5	GND_19	GND_121	G32		
AB7	GND_20	GND_122	G33		
AC13	GND_21	GND_123	G5		
AC15	GND_22	GND_124	G7		
AC17	GND_23	GND_125	K2		
AC18	GND_24	GND_126	K28		
AC20	GND_25	GND_127	K30		
AC22	GND_26	GND_128	K32		
AE2	GND_27	GND_129	K33		
AE28	GND_28	GND_130	K5		
AE30	GND_29	GND_131	K7		
AE32	GND_30	GND_132	M13		
AE33	GND_31	GND_133	M15		
AE5	GND_32	GND_134	M17		
AE7	GND_33	GND_135	M18		
AH10	GND_34	GND_136	M20		
AH13	GND_35	GND_137	M22		
AH16	GND_36	GND_138	N12		
AH19	GND_37	GND_139	N14		
AH2	GND_38	GND_140	N16		
AH22	GND_39	GND_141	N19		
AH24	GND_40	GND_142	N2		
AH28	GND_41	GND_143	N21		
AH29	GND_42	GND_144	N23		
AH30	GND_43	GND_145	N28		
AH32	GND_44	GND_146	N30		
AH33	GND_45	GND_147	N32		
AH5	GND_46	GND_148	N33		
AH7	GND_47	GND_149	N5		
AJ7	GND_48	GND_150	N7		
AK10	GND_49	GND_151	P13		
AK7	GND_50	GND_152	P15		
AL12	GND_51	GND_153	P17		
AL14	GND_52	GND_154	P18		
AL15	GND_53	GND_155	P20		
AL17	GND_54	GND_156	P22		
AL18	GND_55	GND_157	R12		
AL2	GND_56	GND_158	R14		
AL20	GND_57	GND_159	R16		
AL21	GND_58	GND_160	R19		
AL23	GND_59	GND_161	R21		
AL24	GND_60	GND_162	R23		
AL26	GND_61	GND_163	T13		
AL28	GND_62	GND_164	T15		
AL30	GND_63	GND_165	T17		
AL32	GND_64	GND_166	T18		
AL33	GND_65	GND_167	T2		
AL5	GND_66	GND_168	T20		
AM13	GND_67	GND_169	T22		
AM16	GND_68	GND_170	AG11		
AM19	GND_69	GND_171	T28		
AM22	GND_70	GND_172	T32		
AM25	GND_71	GND_173	T5		
AN1	GND_72	GND_174	T7		
AN10	GND_73	GND_175	U12		
AN13	GND_74	GND_176	U14		
AN16	GND_75	GND_177	U16		
AN19	GND_76	GND_178	U19		
AN22	GND_77	GND_179	U21		
AN25	GND_78	GND_180	U23		
AN30	GND_79	GND_181	V12		
AN34	GND_80	GND_182	V14		
AN4	GND_081	GND_183	V16		
AN7	GND_082	GND_184	V19		
AP2	GND_083	GND_185	V21		
AP33	GND_084	GND_186	V23		
B1	GND_085	GND_187	W13		
B10	GND_086	GND_188	W15		
B22	GND_087	GND_189	W17		
B25	GND_088	GND_190	W18		
B28	GND_089	GND_191	W20		
B31	GND_090	GND_192	W22		
B34	GND_091	GND_193	W28		
B4	GND_092	GND_194	Y12		
B7	GND_093	GND_195	Y14		
C10	GND_094	GND_196	Y16		
C13	GND_095	GND_197	Y19		
C19	GND_096	GND_198	Y21		
C22	GND_097	GND_199	Y23		
C25	GND_098	GND_200	AH11		
C28	GND_099				
C7	GND_100				
D2	GND_101	GND_201	C16		
D31	GND_102	GND_202	W32		

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	N13P-GS (POWER & GND) 5/5	A00

Date: Monday, February 13, 2012 Sheet 17 of 55

20120203
Change U6~U13 to AKD5LZWTW07 (hynix 1G)

CHANNEL A: 512MB/1024MB DDR3

14 VMA_DQ[63..0]
14 VMA_DM[7..0]
14 VMA_WDQS[7..0]
14 VMA_RDQS[7..0]







	R148 R149 R162 R163 (MCLK+/MCLK- termination)
N13P-GL	162/F_4 (CS11622FB15)
N13P-GS	80.6/F_4 (CS08062FB19)







Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	N13P-GS VRAM-1(DDR3 BGA96)	A00
Date: Monday, February 13, 2012	Sheet 18 of 55	

CHANNEL B: 512MB/1024MB DDR3

14 VMC_DQ[63..0]
14 VMC_DM[7..0]
14 VMC_WDQS[7..0]
14 VMC_RDQS[7..0]

U10 / U11 / U12 / U13

96-BALL SDRAM DDR3
H5TQ1G63DFR-11C

+1.5V_GFX

R154 243/F_4
R155 243/F_4
R156 243/F_4
R157 243/F_4

VMC_CLKP0 — R162 162/F_4 — VMC_CLKN0
VMC_CLKP1 — R163 162/F_4 — VMC_CLKN1

R158 1.33K/F_4
R159 1.33K/F_4
R160 1.33K/F_4
R161 1.33K/F_4
R164 1.33K/F_4
R165 1.33K/F_4
R166 1.33K/F_4
R167 1.33K/F_4

VREFC_VMC1
VREFD_VMC1
VREFC_VMC3
VREFD_VMC3

C298 0.01U/25V_4
C299 0.01U/25V_4
C300 0.01U/25V_4
C301 0.01U/25V_4

C302 1U/6.3V_4
C310 *1U/6.3V_4_NC
C306 1U/6.3V_4
C312 *1U/6.3V_4_NC
C318 0.1U/16V_4
C322 0.047U/10V_4
C326 0.1U/16V_4
C330 0.1U/16V_4
C334 0.047U/10V_4
C338 0.1U/16V_4

C303 1U/6.3V_4
C315 1U/6.3V_4
C316 *1U/6.3V_4_NC
C307 *1U/6.3V_4_NC
C319 0.1U/16V_4
C335 0.1U/16V_4
C327 0.047U/10V_4
C331 0.1U/16V_4
C323 *0.1U/16V_4_NC
C339 *0.1U/16V_4_NC

C304 *1U/6.3V_4_NC
C308 1U/6.3V_4
C314 1U/6.3V_4
C311 1U/6.3V_4
C320 *0.1U/16V_4_NC
C324 *0.1U/16V_4_NC
C328 *0.1U/16V_4_NC
C332 0.1U/16V_4
C336 0.1U/16V_4
C340 *0.1U/16V_4_NC

C305 1U/6.3V_4
C321 1U/6.3V_4
C313 1U/6.3V_4
C317 1U/6.3V_4
C309 *0.1U/16V_4_NC
C325 *0.1U/16V_4_NC
C329 0.1U/16V_4
C333 0.1U/16V_4
C337 0.047U/10V_4
C341 0.1U/16V_4

Project Name: Quanta Computer Inc.
PROJECT : R08
Size: Document Number: N13P-GS VRAM-2(DDR3 BGA96) Rev: A00
Date: Monday, February 13, 2012 Sheet 19 of 55

Cougar Point/Panther Point (DMI,FDI,PM)



PCH Pull-high/low(CLG)





On Die DSW VR Enable
High = Enable (Default)
Low = Disable



Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	Panther Point 1/7	1A
Date: Monday, February 13, 2012	Sheet 20 of 55	

Cougar Point/Panther Point (LVDS,DDI)







Cougar Point/Panther Point (GND)



Quanta Computer Inc.	
PROJECT : R08	
Size	Document Number: Panther Point 2/7 — Rev: 1A
Date: Monday, February 13, 2012	Sheet 21 of 55

Cougar Point/Panther Point (HDA,JTAG,SATA)

20120204
Change U14 to AJ0QPEG0T07(WINCON)
20120207
Change U14 to AJSLJ8C0T02



SATA HDD/SSD

mSATA

SATA ODD

Take care while using GPIO19 for Hot Plug function

20120204
Change R199 to SR7(Short0402)



MP remove(Intel)(JTAG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	**Should be always pull-up**	+RTC_CELL R203 330K_4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R204 1K_4 ACZ_SYNC_R

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	Panther Point 3/7	1A
Date: Monday, February 13, 2012	Sheet 22 of 55	

Cougar Point-M/Panther Point (PCI,USB,NVRAM)



Pin Name	Strap description	Sampled	Configuration
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	Bit 0 / Bit 1 / Boot Location 1 / 1 / SPI * 0 / 0 / LPC
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	
			Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm





Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	Panther Point 4/7	1A

Date: Monday, February 13, 2012 Sheet 23 of 55

U14B Cougar Point-M/Panther Point (PCI-E,SMBUS,CLK)



	Configurable as a GPIO or as a programmable output clock which can be configured as one of the following:
CLKOUTFLEX0 /GPIO64	• 33 /27 /48/ 14.318 MHz / DC Output logic '0'
CLKOUTFLEX1 /GPIO65	unsupported clock output value (Default) / 27/ 14.318 MHz output to SIO/EC /48/24 MHz
CLKOUTFLEX2 /GPIO66	• 33/25/27/48/24/14.318 MHz / DC Output logic '0'
CLKOUTFLEX3 /GPIO67	• 27/14.318 output to SIO/48/24 MHz (Default)

SMBus/Pull-up(CLG)





Quanta Computer Inc. PROJECT : R08			
Size	Document Number: Panther Point 5/7		Rev: 1A
Date: Monday, February 13, 2012	Sheet 24 of 55		

Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)



Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)

DMI TERMINATION VOLTAGE OVERRIDE	Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.

BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

MFG-TEST

Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	Panther Point 6/7	1A
Date: Monday, February 13, 2012	Sheet 25 of 55	

Cougar Point/Panther Point (POWER)



Cougar Point/Panther Point (POWER)







Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: Panther Point 7/7	Rev: 1A
Date: Monday, February 13, 2012	Sheet 26 of 55	

Follow PDC LVDS pin define & LVDS connector P/N.



Backlight Enable

Brightness Control







20120203
Mount ER13~ER16
20120204
Rename ER13~ER20 to EC13~EC20

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
		1A

Date: Monday, February 13, 2012 Sheet 27 of 55



Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	VGA BOARD	1A

Date: Monday, February 13, 2012 Sheet 28 of 55

Reserve for EMI and close to HDMI CONN



HDMI



HDMI_HPD spec VinH_min=2.0V

HDMI HPD



IB=(5V-0.7V)/(150K+(70+1)5.1K)=8.4uA
IE=(1+70)X8.4uA=596.4uA
VE=596.4uA X 5.1K=3.04V
B=70



HDMI Conn.

Quanta Computer Inc.			
PROJECT : R08			
Size	Document Number		Rev
	HDMI CONN		1A
Date: Monday, February 13, 2012	Sheet 29 of 55		

Quanta Computer Inc.	
PROJECT : R08	
Size	Document Number: NA — Rev: 1A
Date: Monday, February 13, 2012	Sheet 30 of 55

USB Power share

USBP0_BUS_SW_CB0	Mode	Operating at
Low	DCP, Auto-detect	S3/S4/S5, 1.5 A
High	CDP, BC Spec 1.1	S0, 1.5 A

	R109	mA	
OC limitation	100k ohm	480	
	22.1k ohm	2171	Applied Now

























ESD Function



ESD Function

Place ESD diodes as close as USB connector.

Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	USB 3.0 port / USB power share	1A
Date: Monday, February 13, 2012	Sheet 31 of 55	

Cardreader (RTS5179GR) Support SD3.0 USH50

For Vostro Placement(V08,V08A)-Far ODD



For INSPIRON Placement (R08,R08A,R08T)-Near ODD





20120206
Remove EL47
Change R210 to SR13(short0402)
Change R212 to SR14(short0402)



Share Pin

Quanta Computer Inc.			
PROJECT : R08			
Size	Document Number		Rev
	Cardreader (RTS5179GR)		1A
Date: Monday, February 13, 2012	Sheet 32 of 55		

3-axis Fall Sensor

If you have two HDD,need add two OD circuit for Fall sensor interrupt circuit



20120203
Mount Function code "FFS" part



Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	3-axis Fall Sensor	1A
Date: Monday, February 13, 2012	Sheet 33 of 55	

HDD





ODD





Support Zero power ODD



Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	SATA HDD/ODD	1A

Date: Monday, February 13, 2012 Sheet 34 of 55

20120203
Change CN9 footprint from "88069-8001b-bs-80p-ldh" to "88069-8001b-bs-80p-ldh-smt"

Check Pin-define with footprint



Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	BTB CONN	3A
Date: Monday, February 13, 2012	Sheet 35 of 55	

ANPEC APA2613 is P2P to TI TPA3113
Default use APA2613



20120109
Stuff C876, C877, C878, C879 and remove their function code "EX AMP"

Int. Stereo Speakers



GAIN1	GAIN0	AMPLIFIER GAIN (dB)
		TYP
0	0	20
0	1	26
1	0	32
1	1	36

	Amplifier	Function code
R08/R08A/V08/V08A	CODEC CX20672	Mount "IN AMP"
R08T	APA2613 or TPA3113	Mount "EX AMP"

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
		1A

Date: Monday, February 13, 2012 Sheet 36 of 55


AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.
Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.
For EMI, close the audio I/O connector.
U50
CX20672-21Z
(3.3V or 1.5V)
MIC Decoupling close to Codec
EMI Reserved
Please see Design Guide for audio grounding.
Port B
External Stereo microphone
Port A
Headphone
20120206
Change EL48 to SR15(short0603)
Change EL49 to SR16(short0603)
Change EL50 to SR17(short0603)
Change EL51 to SR18(short0603)
Flow PDC pin define
Quanta Computer Inc.
PROJECT : R08
CODEC
Monday, February 13, 2012
37 of 55


U30
IT8518(HX)
LPC
GPIO
SM BUS
PS/2
CIR
PWM
UART port
WAKE UP
EXTERNAL SERIAL FLASH
SPI ENABLE
KBMX
A/D D/A
CLOCK
Charge ,BAT
PCH
Thermal
Board ID Straps
For Crystal-Free
Place these caps close to ITE8518.
Quanta Computer Inc.
PROJECT : R08
SIO (ITE8518E)
Document Number
Rev 1A
Size
Date: Tuesday, February 14, 2012
Sheet 38 of 55

FLASH / RTC

For EC 64Mbit (8M Byte)



For PCH 64Mbit (8M Byte)



RTC



Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: FLASH / RTC	Rev: 1A
Date: Monday, February 13, 2012	Sheet 39 of 55	

TP CONNECTOR



HotKey CONN



KB CONN





Key board illumination

+KB_LED power trace width >10 mil



	J4	J10
V08/V08A	Mount	NC
R08T	NC	Mount

20120206
Change FS1 to SR12(short1206)
20120213
Change SR12 back to FS1

20120203
Mount J4, NC J10

Fingerprint



20120203
Mount C575 J5

20120213
Add wire connect J5.3 to GND

Vi(on_max)= -1.4V
Vi(off_min)=-0.3



4.85mA

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	TP / KB	1A
Date: Monday, February 13, 2012	Sheet 40 of 55	

For USB charger usage



3V ALW ON POWER LOGIC



HOT_KEY2 support Pre-Boot Recovery



R08: Mount R595, NC D32
V08: Mount D32, NC R595

20120203
Mount D32, NC R595

TO PWR button board



Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	PWR SW/LED	1A
Date: Monday, February 13, 2012	Sheet 41 of 55	

FAN CONN







G781-1P8
SMBus address is 1001101xb (9Ah) (x is R/W bit).

20120203
Mount RT1 R405 for V08A SKU



EMC1422 SMBus address is 1001_100xb (98h) (x is R/W bit).

SYS_SHD# / ALERT#	4.7K	6.8K	10K	15K	22K	33K
4.7K	77'C	83'C	89'C	95'C	101'C	107'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C

THERMAL IC

1.Place C586 close to EMC1422-U1
2.Place C585 to be close to Q38
Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C586, then C585 should be dummy



CHECK OTP WITH Thermal.

OTP 85 degree C



EMC1422
OTP 85 degree : R361 = 10K, R362 = 6.8K
OTP 90 degree : R361 = 6.8K, R362 = 10K

NTC7718W
OTP 85 degree : R361 = 18.7K, R362 = 2K
OTP 91 degree : R361 = 10.5K, R362 = 7.5K

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	FAN & THERMAL	1A
Date: Monday, February 13, 2012	Sheet 42 of 55	



20120204
Change R372 to SR8(SJ0402)
Change R374 to SR9(SJ0402)
Change R376 to SR10(SJ0402)
Change R377 to SR11(SJ0402)



Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	System Reset Circuit	1A
Date: Monday, February 13, 2012	Sheet 43 of 55	

Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	MiniCard	1A

Date: Monday, February 13, 2012 Sheet 44 of 55







Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	LED	1A
Date: Monday, February 13, 2012	Sheet 45 of 55	


EC29
0.1U/25V_6
EC30
1000P/50V_4
EC31
2200P/50V_4
+VCHGR
JBAT1
BATT1+
BATT2+
SMB_CLK
SMB_DAT
BATT_PRES#
SYSPRES#
BATT_VOLT
BATT1-
BATT2-
C144GV-109A7-L
PR2 100_4
PR3 100_4
PR4 100_4
SMBCLK0 38,54
SMBDAT0 38,54
+3.3V_ALW
PR1
10K_4
PBAT_PRES# 38
PS_ID
PBAT_PRES#
ESD5
SMBDAT0
SMBCLK0
+3.3V_ALW
TVL ST23 04 AD0
+DC_IN_SS
20120209
NC PR248
EL25
HCB2012KF800T50
+DC_IN
PQ1
AON7403
20120206
Change PR5 to 6.8K/F4
Add PR15(6.8K/F4) parallel to PR5
EC32
2200P/50V_4
EC33
1000P/50V_4
EC34
0.1U/25V_6
EC35
0.1U/25V_6
PR247
2.4K_12
PR248
*2.4K_12_NC
PQ2
IMD2AT108
PC3
0.47U/25V_8
PR6
240K_4
PR8
47K_4
PC1
0.01U/25V_4
PC2
0.1U/25V_6
PR5
6.8K/F_4
PR15
6.8K/F_4
PR50
*0_4_NC
54
AC_OK
PQ51B
DMN66D0LDW-7
PQ52B
DMN66D0LDW-7
HW1
PR245
1K_4
38
AC_OFF
PR7
*10K_4_NC
+3.3V_ALW
PC200
1U/25V_6
PQ52A
DMN66D0LDW-7
PBAT_PRES#
PR246
1K_4
PQ51A
DMN66D0LDW-7
HW2
PR9
100K_4
HW3
PC201
0.01U/25V_4
CN11
Adapter1+
Adapter2+
PSID
Adapter1-
Adapter2-
+DCIN_JACK
DOCK_PSID
50291-0050N-002
87438-0531-5p-r
EL18
BLM11B102S
Q1
PQ4
FDV301N
PR11
33_4
PD1
*DA204U_NC
PR10
2.2K_4
PS_ID 38
PR13
10K_4
+5V_ALW2
500uA
PR12
100K_4
PQ5
MMST3904-7-F
PC5
100P/50V_4
PR14
15K_4
The ESD is highly potential issue on PSID pin(Q1), a Gate-Source zener for ESD ruggedness, such as FDV301N(Fairchild) is recommended or able to sustain 6KV ESD protection.
Quanta Computer Inc.
PROJECT : R08
Size
Document Number
DC IN / BATT
Rev
1A
Date: Monday, February 13, 2012
Sheet 46 of 55



TPS51125A TONSEL Connection and Switching Frequency				
Ton	REG5	REG3	VREF	GND
Channel1 Fs	365 kHz	300 kHz	245 kHz	200 kHz
Channel2 Fs	460 kHz	375 kHz	305 kHz	250 kHz

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	3.3V_ALW / 5V_ALW (TPS51125ARGER)	1A
Date: Monday, February 13, 2012	Sheet 47 of 55	



VOUT = (R3/(R2 +R3))*1.8

+1.5V_SUS(UMA)
1.5 Volt +/- 5%
Fsw : 400K
Current : 8.2A
OCP : 11.7A

+1.5V_SUS(Dis)
1.5 Volt +/- 5%
Fsw : 400K
Current : 13.6A
OCP : 19.5A

For Dis	For UMA
PQ14: AON7430L PN: BAM74300000	PQ14: AON7410 PN: BAM74100001
PQ15: AON7788 PN: BAM77880000	PQ15: AON7702A PN: BAM77020001
PR42: 86.6K PN: CS38662FB16	PR42: 130K PN: CS41302FB03
PC30: Pop 10uF	PC30: De-pop 10uF

Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	Off (discharge)	Off (discharge)	Off (discharge)

MODE Selection				
	Resistance between MODE and GND		Frequency	Discharge Mode
R1	200K_4	CS42002JB14	400k Hz	Tracking Discharge
R1	100K_4	CS41002JB20	300k Hz	
R1	68K_4	CS36802JB12	300k Hz	Non-tracking Discharge
R1	47K_4	CS34702JB21	400k Hz	

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	1.5_SUS/0.75_DDR_VTT (TPS51216RUKR)	1A

Date: Monday, February 13, 2012 Sheet 48 of 55



Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	Load Switch	1A

Date: Monday, February 13, 2012 Sheet 49 of 55



+1.05V_PCH
1.05 Volt DC +/- 2%
Fsw : 400K
TDC : 13.5A
OCP : 19.5A

Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	+1.05V_PCH / VTT (RT8240BGQW)	1A

Date: Monday, February 13, 2012 Sheet 50 of 55



Need confirm with EE or not have pull high resister for PG.

+VCCSA_CORE
0.9 Volt +/- 5%
Fsw : 300K
TDC : 4.2A
OCP : 7A

VCCSA_VID1	VCCSA_VID0	VCCSA_CORE
Low	Low	0.9V
High	Low	0.8V
Low	High	0.725V
High	High	0.675V



+1.8V_RUN
1.8 Volt +/- 5%
TDC : 0.869A
OCP : 3.5A

VOUT = 0.6(1+R1/R2)

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	VCCSA (RT8241DGQW)	1A

Date: Monday, February 13, 2012 Sheet 51 of 55


PUT COLSE TO GT Inductor
PUT COLSE TO V_GT HOT SPOT
PUT COLSE TO VCORE HOT SPOT
PUT COLSE TO VCORE Phase 1 Inductor
PU7 NCP6132A
Add GFX resister
+1.05V_PCH
+5V_SUS
6132AGND
VR_SVID_DATA
VR_SVID_CLK
TRBSTA#
TRBST#
IMVP_VR_ON
IMVP7_PROCHOT#
IMVP_PWRGD
VSSSENSE
VCCSENSE
CSREF
CSSUM
CSCOMPA
CSCOMP
DROOPA
DROOP
SWN1
SWN2
SWA
SWN1A
CSREFA
CSP1A
CSP1
CSP2
CSREF
Quanta Computer Inc.
PROJECT : R08
CPU_CORE (NCP6132)
Monday, February 13, 2012

CPU Power



Quanta Computer Inc.		
PROJECT : R08		
Size	Document Number: CPU_CORE (NCP6132)	Rev: 1A
Date: Monday, February 13, 2012	Sheet 53 of 55	



Adapter type	65W	90W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	3.7A	5.6A

Quanta Computer Inc.

PROJECT : R08

Size	Document Number	Rev
	Charger (BQ24765RUVR)	1A
Date: Monday, February 13, 2012	Sheet 54 of 55	

+VCC_GFX_CORE
Fsw : 400K
Current : 50A
OCP : 60A

+3V_GFX
Current : 973mA

+1.5V_GFX
Current : 5.4A

+1.05V_GFX
Current : 2.76A

PU11
NCP3218MNR2G

Need confirm with EE
or not have pull high
resister for PG.

PUT COLSE TO
+VCC_GFX_CORE
Phase 1 Inductor

Close to PR58

20120209
Change PR217, PR224 to shortpad(short0603)

Quanta Computer Inc.			
PROJECT : R08			
Size	Document Number		Rev
	VGA_N11P-dGFX (NCP3218MNR2G)		1A
Date: Monday, February 13, 2012		Sheet 55 of 55	