



R08/V08 BLOCK DIAGRAM




V08x only

PCB STACK UP
6L DIS
 LAYER 1 : TOP
 LAYER 2 : VCC
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : GND
 LAYER 6 : BOT



Function	IC	SMBus Address
DDR3	JDIM1A	A0h
	JDIM2A	A4h
Thermal IC	EMC1422	1001100xb (98h)
	G781-1P8	1001101xb (9Ah)
Charge IC	BQ24707ARGRR	0b0001001x (0x12h)
Battery	Battery	16h
Fall Sensor	STM LNG3DM	01010000 (50h)



USB Master	Port Assignment
USB0	External port#1 (USB3.0)
USB1	External port#2 (USB3.0/eSATA/ Power share/ debug port)
USB2	External port#3 (USB3.0)
USB3	External port#4 (USB3.0)
USB4	MiniCard 1 (WLAN/BT)
USB5	MiniCard 2 (WWAN/WiMAX)
USB6	X(FOR HM77)
USB7	X(FOR HM77)
USB8	Fingerprint
USB9	Touch panel (NC, for debug)
USB10	Card Reader
USB11	Express Card (NC)
USB12	Camera
USB13	NC


SATA Master	Port Assignment
SATA0	HDD
SATA1	mSATA
SATA2	NC
SATA3	ODD
SATA4	eSATA (NC)
SATA5	NC

PCIE Master	Port Assignment
PCIE 1	WLAN
PCIE 2	WWAN (NC)
PCIE 3	Card reader (NC)
PCIE 4	NC
PCIE 5	LAN
PCIE 6	Express card (NC)
PCIE 7	NC
PCIE 8	NC




Quanta Computer Inc.

PROJECT : R08





Battery Mode



Ivy Bridge Processor (RESERVED, CFG)

DP & PEG Compensation



eDP Hot-plug (Disable)

CAD Note: Place PU resistor within 2 inches of CPU

This signal can be left as no connect if entire eDP interface is disabled.

eDP_ICOMPO 12mil
eDP_ICOMPI 4mil
Programing Disable eDP interface(BIOS)

0.22uF AC coupling Caps for PCIe GEN3
0.1uF AC coupling Caps for PCIe GEN1/2





VGA (U3)	AC coupling Cap	PN	TX location	RX location(page13)
N13P-GL	0.1uF	CH4103K1B08	C1~C32	C144 C145 C147 C149 C150 C152 C154 C156 C157 C158 C159 C160 C161 C162 C163 C164 C165 C166 C167 C168 C169 C171 C173 C175 C176 C177 C178 C179 C180 C182 C184 C185
N13P-GS	0.22uF	CH4223K1B00	C1~C32	C144 C145 C147 C149 C150 C152 C154 C156 C157 C158 C159 C160 C161 C162 C163 C164 C165 C166 C167 C168 C169 C171 C173 C175 C176 C177 C178 C179 C180 C182 C184 C185

Quanta Computer Inc.
PROJECT : R08


Size Document Number Rev
Ivy Bridge 1/5 1A

Date: Monday, February 13, 2012 Sheet 6 of 55

Ivy Bridge Processor (CLK,MISC,JTAG)



Ivy Bridge Processor (DDR3)



Ivy Bridge Processor

CPU Core Power
SNB: 53A
IVY: 53A
10uF x 24


1.05V_PCH

SNB: 8.5A
IVY: 8.5A
10F x12


CPU VGT
SNB: 21.5A
IVY: 33A
10uF x 12

Ivy Bridge Processor (GRAPHIC POWER)


POWER






Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
VCC_SENSE / VSS_SENSE	100Ω	27-33Ω	<25 mils
VCCAXG_SENSE / VSSAXG_SENSE	100Ω		
VCCIO_SENSE / VSS_SENSE_VCCIO	10Ω	55Ω	
VCCSA	100Ω		




Ivy Bridge_iPGA_2DPC_Rev0p61




Take care Q3 Vgs(MAX)=2.5



Layout note: need routing together and ALERT need between CLK and DATA





Place PU resistor close to CPU



Quanta Computer Inc.
PROJECT :R08
Ivy Bridge 4/5
Date: Monday, February 13, 2012 Sheet 9 of 56


Ivy Bridge Processor (GND)

Ivy Bridge Processor (RESERVED, CFG)



CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


Processor Strapping		The CFG signals have a default value of '1' if not terminated on the board.	
	1	0	
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	
CFG7 (PEG Defer Training)	PEG train immediately following xRESETB de assertion	PEG wait for BIOS training	



Quanta Computer Inc.
PROJECT : R08



Size: Document Number: Ivy Bridge 5/5 Rev: 1A
 Date: Monday, February 13, 2012 Sheet: 10 of 55

H=8mm, RVS




SO-DIMMA SPD Address is 0XA0
SO-DIMMA TS Address is 0X30


Place these Caps near So-Dimm0.



M1 VREF





M3 VREF




20120213
Change C110 C112 to 1U


H=4mm,RVS



Place these Caps near So-Dimm1.



M1 VREF



M3 REF






20120213
Change C126 C128 to 1U

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	DDR3 DIMM-1	1A
Date:	Monday, February 13, 2012	Sheet 12 of 55





20120203
 Change U3 to AJON13P0T02(N13P-GL)
 20120204
 Change U3 to AJON13P0T49(WINCON)

PEX_IOVDD+PEX_IOVDDQ >3.3A




GB4-128

PCI EXPRESS




0.22uF AC coupling Caps for PCIE GEN3
 0.1uF AC coupling Caps for PCIE GEN1/2

20120203
 Change C144 C145 C147 C149 C150
 C152 C154 C156 C157 C158
 C159 C160 C161 C162 C163
 C164 C165 C166 C167 C168
 C169 C171 C173 C175 C176
 C177 C178 C179 C180 C182
 C184 C185 to 0.1U/16V_4(CH4103K1B08)




Power up sequence




NB9M: VGACORE +0.90V (Normal) , +1.09V



NVVDD Maximum Settling Time



PEX_RST timing



Quanta Computer Inc.
 PROJECT : R08



10 kΩ pull-down only if no spread chip used.

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	N13P-GS (DISPLAY) 3/5	A00
Date:	Monday, February 13, 2012	Sheet 15 of 55


N13P-GL (AJ0N13P0T02)
N13P-GS for Turbo (AJ001070T00)

Strap Bit	Description
USER[3:0]	1111 EDID is used
3GIO_PADCFG [3:0]	0110 Notebook Default
PCI_DEVID[5:0]	D2 PCI Device ID
SORx_EXPOSED [3:0]	0000 Audio capability on each display port Not in use
DP_PLL_VDD33V	1 Default
PCI_MAX_SPEED GEN3	1 PCIe Gen2/3 capable
PCI_SPEED_CHANGE	0 Default
RAMCFG[3:0]	0010 Default Hynix 1G
PEX_PLL_EN_TERM	0 PCIe PLL termination disable (Default)
SUB_VENDOR	0 No video BIOS ROM Frame Buffer size Reserve
FB[1:0]	01
SMB_ALT_ADDR	0 Default (1GPU)
VGA_DEVICE	1 Default (non 3D)

CHIP	PCI_DEVID	STRAP2	ROM_SCLK	ROM_SO
N13P-GS	0x0FD2(QS)	0010 PD 15K	1000 PU 5K	1001 PU 10K
N13P-LP	0x0FD3	0011 PD 20K	1000 PU 5K	
N13M-GS	0x1142	0010 PD 15K	0000 PD 5K	
N13P-GL	0x0DE9	1001 PU 10K	0010 PD 15K	0001 PD 10K

Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111







10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
 4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
 15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
 20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1% (0402)]
 24.9K/F 4: CS32492FB16 [RES CHIP 24.9K 1/16W +1% (0402)]
 30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
 35.7K/F 4: CS3352FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
 45.3K/F 4: CS3452FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0010
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN3	PCI_MAX_SPEED	DP_PLL_VDD33V	0001
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1001
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0111
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111


Default: Hynix VRAM 2G (0110) VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Quanta P/N	Vendor P/N	ROM_SI
0000	Reserve	Reserved	Reserve	Reserve	PD 5K
0001	Reserve	Reserved	Reserve	Reserve	PD 10K
0010	DDR3 64Mx16, 900MHz	Hynix	AKD5LZW7W07	H5T1G63DFR-11C	PD 15K
0011	DDR3 64Mx16, 900MHz (G-die)	Samsung	AKD5EGGT509	K4W1G1646G-BC11	PD 20K
0110	DDR3 128Mx16, 900MHz	Hynix	AKD5MGWTW06	H5T2Q638FR-11C	PD 35K
0111	DDR3 128Mx16, 900MHz	Samsung	AKD5MGWT507	K4W2G1646C-HC11	PD 45K



20120203
NC R605 R604 R600
Mount R598 R599 R603

	Output	VID0	VID1	VID2	VID3	VID4	VID5
N13P-GL	0.95V	0	0	1	1	0	1
N13P-GS	0.9V	0	0	0	0	1	1



GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	NVDD_VID4
1	IN	N/A	NVDD_VID3
2	OUT	HIGH	NC
3	OUT	HIGH	NC
4	OUT	HIGH	NC
5	OUT	N/A	NVDD_VID1
6	OUT	N/A	NVDD_VID2
7	OUT	N/A	NC
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	NC
11	OUT	N/A	NVDD VID0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	NVDD VID5

Quanta Computer Inc.
PROJECT : R08

Size: Document Number: **N13P-GS (GPIO&STRAPS) 4/5** Rev: A00

Date: Monday, February 13, 2012 Sheet: 16 of 55

Check VID PU/PD

N13P-GS 50 A
N13P-LP 40 A

+VCC_DGFX_CORE

U3F
N13P-GL-A1

AA12	VDD_001	VDD_057	V18
AA14	VDD_002	VDD_058	AB18
AA16	VDD_003	VDD_059	V20
AA19	VDD_004	VDD_060	V22
AA21	VDD_005	VDD_061	W12
AA23	VDD_006	VDD_062	W14
AB13	VDD_007	VDD_063	W16
AB15	VDD_008	VDD_064	W19
AB17	VDD_009	VDD_065	W21
AB20	VDD_010	VDD_066	W23
AB22	VDD_011	VDD_067	Y13
AC12	VDD_012	VDD_068	Y15
AC14	VDD_013	VDD_069	Y17
AC16	VDD_014	VDD_070	Y18
AC19	VDD_015	VDD_071	Y20
AC21	VDD_016	VDD_072	Y22
AC23	VDD_017	XVDD_01	U1
M12	VDD_018	XVDD_02	U2
M14	VDD_019	XVDD_03	U3
M16	VDD_020	XVDD_04	U4
M19	VDD_021	XVDD_05	U5
M21	VDD_022	XVDD_06	U6
M23	VDD_023	XVDD_07	U7
N13	VDD_024	XVDD_08	U8
N15	VDD_025	XVDD_09	U9
N17	VDD_026	XVDD_10	U3
N18	VDD_027	XVDD_11	V4
N20	VDD_028	XVDD_12	V5
N22	VDD_029	XVDD_13	V6
P12	VDD_030	XVDD_14	V7
P14	VDD_031	XVDD_15	V8
P16	VDD_032	XVDD_16	W2
P19	VDD_033	XVDD_17	W3
P21	VDD_034	XVDD_18	W4
P23	VDD_035	XVDD_19	W5
R13	VDD_036	XVDD_20	W7
R15	VDD_037	XVDD_21	W8
R17	VDD_038	XVDD_22	Y1
R18	VDD_039	XVDD_23	Y2
R20	VDD_040	XVDD_24	Y3
R22	VDD_041	XVDD_25	Y4
T12	VDD_042	XVDD_26	Y5
T14	VDD_043	XVDD_27	Y6
T16	VDD_044	XVDD_28	Y7
T19	VDD_045	XVDD_29	Y8
T21	VDD_046	XVDD_30	AA1
T23	VDD_047	XVDD_31	AA2
U13	VDD_048	XVDD_32	AA3
U15	VDD_049	XVDD_33	AA4
U17	VDD_050	XVDD_34	AA5
U18	VDD_051	XVDD_35	AA6
U20	VDD_052	XVDD_36	AA7
U22	VDD_053	XVDD_37	AA8
V13	VDD_054	XVDD_38	
V15	VDD_055		
V17	VDD_056		

GB4-128



NVVDD

U3G
N13P-GL-A1

A2	GND_1	GND_105	E22
A33	GND_2	GND_104	E10
AA13	GND_3	GND_103	D33
AA15	GND_4	GND_106	E25
AA17	GND_5	GND_107	E5
AA18	GND_6	GND_108	F28
AA20	GND_7	GND_109	F7
AA22	GND_8	GND_110	G10
AB12	GND_9	GND_111	G13
AB14	GND_10	GND_112	G16
AB16	GND_11	GND_113	G19
AB19	GND_12	GND_114	G2
AB21	GND_13	GND_115	G22
AB23	GND_14	GND_116	G25
AB28	GND_15	GND_117	G28
AB30	GND_16	GND_118	G3
AB32	GND_17	GND_119	G30
AB5	GND_18	GND_120	G32
AB7	GND_19	GND_121	G33
AC13	GND_20	GND_122	G5
AC15	GND_21	GND_123	G7
AC17	GND_22	GND_124	K2
AC18	GND_24	GND_125	K28
AC20	GND_25	GND_126	K30
AC22	GND_26	GND_127	K32
AE2	GND_27	GND_128	K33
AE28	GND_28	GND_129	K5
AE30	GND_29	GND_130	K7
AE32	GND_30	GND_131	M13
AE33	GND_31	GND_132	M15
AE5	GND_32	GND_133	M17
AH7	GND_33	GND_134	M18
AH13	GND_34	GND_135	M20
AH16	GND_35	GND_136	M22
AH19	GND_36	GND_137	N12
AH2	GND_37	GND_138	N14
AH22	GND_38	GND_139	N16
AH24	GND_39	GND_140	N19
AH28	GND_40	GND_141	N2
AH29	GND_41	GND_142	N21
AH30	GND_43	GND_143	N23
AH32	GND_44	GND_144	N28
AH33	GND_45	GND_145	N30
AH5	GND_46	GND_146	N32
AH7	GND_47	GND_147	N33
AH7	GND_47	GND_148	N5
AK7	GND_48	GND_149	N7
AK10	GND_49	GND_150	P13
AK7	GND_50	GND_151	P15
AL12	GND_51	GND_152	P16
AL14	GND_52	GND_153	P18
AL15	GND_53	GND_154	P19
AL17	GND_54	GND_155	P20
AL18	GND_54	GND_155	P22
AL2	GND_55	GND_156	R12
AL20	GND_56	GND_157	R13
AL20	GND_57	GND_158	R14
AL21	GND_58	GND_159	R16
AL23	GND_59	GND_160	R19
AL24	GND_60	GND_161	R21
AL26	GND_61	GND_162	R23
AL28	GND_62	GND_163	T13
AL30	GND_63	GND_164	T15
AL32	GND_64	GND_165	T17
AL33	GND_65	GND_166	T18
AL5	GND_66	GND_167	T2
AM13	GND_67	GND_168	T20
AM16	GND_68	GND_169	T22
AM19	GND_69	GND_170	AG11
AM22	GND_70	GND_171	T28
AM25	GND_71	GND_172	T32
AN1	GND_72	GND_173	T5
AN10	GND_73	GND_174	T7
AN13	GND_74	GND_175	U12
AN16	GND_75	GND_176	U14
AN19	GND_76	GND_177	U16
AN22	GND_77	GND_178	U19
AN25	GND_78	GND_179	U21
AN30	GND_79	GND_180	U23
AN34	GND_80	GND_181	V12
AN4	GND_81	GND_182	V14
AN7	GND_82	GND_183	V16
AP2	GND_83	GND_184	V19
AP33	GND_84	GND_185	V21
B1	GND_85	GND_186	V23
B10	GND_86	GND_187	W13
B22	GND_87	GND_188	W15
B25	GND_88	GND_189	W17
B28	GND_89	GND_190	W18
B31	GND_90	GND_191	W20
B34	GND_91	GND_192	W22
B4	GND_92	GND_193	W28
B7	GND_93	GND_194	Y12
C10	GND_94	GND_195	Y14
C13	GND_95	GND_196	Y16
C19	GND_96	GND_197	Y19
C22	GND_97	GND_198	Y21
C25	GND_98	GND_199	Y23
C28	GND_99	GND_200	AH11
C7	GND_100		
D2	GND_101	GND_201	C16
D31	GND_102	GND_202	W32

GB4-128

GROUND







Quanta Computer Inc.
PROJECT : R08




Size	Document Number	Rev
	N13P-GS (POWER & GND) 5/5	AO0
Date:	Monday, February 13, 2012	Sheet 17 of 55

14 VMA_DQ[63..0]
14 VMA_DM[7..0]
14 VMA_WDQS[7..0]
14 VMA_RDQS[7..0]

CHANNEL A: 512MB/1024MB DDR3












	R148 R149 R162 R163	
	(MCLK+/MCLK- termination)	
N13P-GL	162/F_4 (CS11622FB15)	
N13P-GS	80.6/F_4 (CS08062FB19)	




14 VMC_DQ[63..0]
 14 VMC_DM[7..0]
 14 VMC_WDQS[7..0]
 14 VMC_RDQS[7..0]

CHANNEL B: 512MB/1024MB DDR3





Project Name: **Quanta Computer Inc.**
 PROJECT : R08
 Size: Document Number: **N13P-GS VRAM-2(DDR3 BGA96)** Rev: A00
 Date: Monday, February 13, 2012 Sheet: 19 of 55

Cougar Point/Panther Point (DMI, FDI, PM)




PCH Pull-high/low (CLG)



On Die DSW VR Enable



High = Enable (Default)

Low = Disable




Cougar Point/Panther Point (HDA,JTAG,SATA)

20120204
Change U14 to AJ0QPEG0T07(WINCON)
20120207
Change U14 to AJSLJ8C0T02




MP remove(Intel)(JTAG)



Take care while using GPIO19 for Hot Plug function

PCH Strap Table



Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL ○ R203 1 330K 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS ○ R204 1 1K 4 ACZ_SYNC_R



Quanta Computer Inc.
PROJECT : R08





Size	Document Number	Rev
Panther Point 3/7		1A
Date:	Monday, February 13, 2012	Sheet 22 of 55

Cougar Point-M/Panther Point (PCI,USB,NVRAM)




Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ES1 strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>Bit 0</th> <th>Bit 1</th> <th>Boot Location</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										

Default weak pull-up on GNT0/1#
[Need external pull-down for LPC BIOS]



Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)



Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)

DMITERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

SGPIO

BMBUSY# (Intel feedback) Follow CRB checklist, 1K is for intel BIOS validation purpose.

HOST ALERT#1

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

WLAN_RADIO_DIS#

SV_DET


Quanta Computer Inc.

PROJECT : R08


Panther Point 6/7

Size Document Number
Date: Monday, February 13, 2012 Sheet 25 of 55


BD82HM77-SLJ8C-MM#915664



Backlight Enable



Brightness Control



Close to J1


EMC Reserve

20120203
Mount ER13~ER16
20120204
Rename ER13~ER20 to EC13~EC20

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
		1A
Date:	Monday, February 13, 2012	Sheet 27 of 55

Layout Note:
Setting R,G,B treac
impedance to 50 ohm.



Place near
74AHCT125 <
200 mil

A

B

C

D

E

4

4

3


3

2

2

1

1

		Quanta Computer Inc.	
		PROJECT : R08	
Size	Document Number	Rev	
	NA	1A	
Date:	Monday, February 13, 2012	Sheet	30 of 55
		E	

A

B

C

D



E

USB Power share


USBP0_BUS_SW_CB0	Mode	Operating at
Low	DCP, Auto-detect	S3/S4/S5, 1.5 A
High	CDP, BC Spec 1.1	S0, 1.5 A

OC	R109	mA
limitation	100k ohm	480
	22.1k ohm	2171









Applied Now




I continuous 1.5A OC 2.0A M13 Request



I continuous 1.5A OC 2.0A M13 Request



ESD Function



ESD Function


Place ESD diodes as close as USB connector.

Quanta Computer Inc.
PROJECT : R08


Size	Document Number	Rev
	USB 3.0 port / USB power share	1A
Date:	Monday, February 13, 2012	Sheet 31 of 55

Cardreader (RTS5179GR) Support SD3.0 USH50



For Vostro Placement (V08,V08A)-Far ODD



20120206
Remove EL47
Change R210 to SR13 (short0402)
Change R212 to SR14 (short0402)



For INSPIRON Placement (R08,R08A,R08T)-Near ODD




SP1	SD_WP	MS_CLK
SP2	SD_D1	MS_INS#
SP3	SD_D0	MS_D7
SP4	SD_D7	MS_D3
SP5	SD_CD#	
SP6		
SP8	SD_CLK	MS_D2
SP9	SD_D5	MS_D0
SP10	SD_CMD	
SP12	SD_D3	MS_D1
SP13	SD_D2	MS_D5
SP14	SD_D2	MS_BS


Share Pin

3-axis Fall Sensor



If you have two HDD, need add two OD circuit for Fall sensor interrupt circuit





20120203
Mount Function code "FFS" part




HDD



ODD




Support Zero power ODD



20120203

Change CN9 footprint from "88069-8001b-bs-80p-ldh" to "88069-8001b-bs-80p-ldh-smt"


Check Pin-define with footprint



Quanta Computer Inc.

PROJECT : R08

ANPEC APA2613 is P2P to TI TPA3113
Default use APA2613




20120109
 Stuff C876, C877, C878, C879 and remove their function code "EX AMP"

Int. Stereo Speakers











GAIN1	GAIN0	AMPLIFIER GAIN (dB)	
		TYP	
0	0	20	
0	1	26	
1	0	32	
1	1	36	

	Amplifier	Function code
R08/R08A/V08/V08A	CODEC CX20672	Mount "IN AMP"
R08T	APA2613 or TPA3113	Mount "EX AMP"



Quanta Computer Inc.
PROJECT : R08

























Size	Document Number	Rev
		1A
Date	Monday, February 13, 2012	Sheet 36 of 55



Flow PDC pin define

Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	CODEC	1A
Date:	Monday, February 13, 2012	Sheet 37 of 55



BD1	Value	Part Number
000	0.5V PU 100K	Inspiron UMA
001	1.0V PU 45.3K	Inspiron Optimus
010	1.5V PU 24.3K	NC
100	2.0V PU 12K	Vostro UMA
101	2.5V PU 6.49K	Vostro Optimus
110	3.0V PU 1.65K	Inspiron Optimus Turbo

BD0	Value	Part Number
000	0.5V PU 100K	SSI (X00)
001	1.0V PU 45.3K	PT (X01)
010	1.5V PU 24.3K	ST (X02)
100	2.0V PU 12K	OT (A00)
101	2.5V PU 6.49K	(A01)
110	3.0V PU 1.65K	(A02)


Quanta Computer Inc.
PROJECT : R08
SIO (ITE8518E)

Size: _____ Document Number: _____ Rev: 1A


Date: Tuesday, February 14, 2012 Sheet 38 of 55

FLASH / RTC


For EC 64Mbit (8M Byte)



For PCH 64Mbit (8M Byte)




RTC




Double, 25°C, Vf=0.4V, If=25mA
 one, 25°C, Vf=0.35V, If=1.58mA




TP CONNECTOR



HotKey CONN




KB CONN



Key board illumination


+KB_LED power trace width >10 mil




20120206
Change FS1 to SR12(short1206)
20120213
Change SR12 back to FS1

20120203
Mount J4, NC J10

Fingerprint




$V_{i(on_max)} = -1.4V$
 $V_{i(off_min)} = -0.3$




For USB charger usage


3V ALW ON POWER LOGIC




HOT_KEY2 support Pre-Boot Recovery




TO PWR button board






20120203
Mount RT1 R405 for V08A SKU

FAN CONN




G781-1P8
SMBus address is 1001101xb (9Ah) (x is R/W bit).



EMC1422 SMBus address is 1001_100xb (98h) (x is R/W bit).


SYS_SHDN#	4.7K	6.8K	10K	15K	22K	33K
ALERT#	4.7K	6.8K	10K	15K	22K	33K
77°C	83°C	89°C	95°C	101°C	107°C	
78°C	84°C	90°C	96°C	102°C	108°C	
79°C	85°C	91°C	97°C	103°C	109°C	
80°C	86°C	92°C	98°C	104°C	110°C	
81°C	87°C	93°C	99°C	105°C	111°C	
82°C	88°C	94°C	100°C	106°C	112°C	



C1 should place close to IC


THERMAL IC

- Place C586 close to EMC1422-U1
 - Place C585 to be close to Q38
- Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C586, then C585 should be dummy



CHECK OTP WITH Thermal.






OTP 85 degree C



EMC1422
OTP 85 degree : R361 = 10K, R362 = 6.8K
OTP 90 degree : R361 = 6.8K, R362 = 10K

NTC7718W
OTP 85 degree : R361 = 18.7K, R362 = 2K
OTP 91 degree : R361 = 10.5K, R362 = 7.5K





5

4

3

2

1

D

D

C


C

B

B

A

A

		Quanta Computer Inc.
		PROJECT : R08
Size	Document Number	Rev
	MiniCard	1A
Date:	Monday, February 13, 2012	Sheet 44 of 55

5


4

3


2

1


Power




Bluetooth / WLAN on/off LED




Battery



HDD activity LED.







The ESD is highly potential issue on PSID pin(Q1), a Gate-Source zener for ESD ruggedness, such as FDV301N(Fairchild) is recommended or able to sustain 6KV ESD protection.

+5V_ALW
 5 Volt +/- 5%
 Fsw : 300K
 Current : 7.824A
 OCP : 11.2A


+3.3V_ALW
 3.3 Volt +/- 5%
 Fsw : 375K
 Current : 3.848A
 OCP : 5.5A



TPS51125A TONSEL Connection and Switching Frequency

Ton	REG5	REG3	VREF	GND
Channel1 Fs	365 kHz	300 kHz	245 kHz	200 kHz
Channel2 Fs	460 kHz	375 kHz	305 kHz	250 kHz

Need confirm with EE or not have pull high resistor for PG.



+1.5V_SUS(UMA)
 1.5 Volt +/- 5%
 Fsw : 400K
 Current : 8.2A
 OCP : 11.7A

+1.5V_SUS(Dis)
 1.5 Volt +/- 5%
 Fsw : 400K
 Current : 13.6A
 OCP : 19.5A

$$V_{OUT} = (R3/(R2 + R3)) * 1.8$$

For Dis	For UMA
PQ14: AON7430L	PQ14: AON7410
PN: BAM74300000	PN: BAM74100001
PQ15: AON7788	PQ15: AON7702A
PN: BAM77880000	PN: BAM77020001
PR42: 86.6K	PR42: 130K
PN: CS38662FB16	PN: CS41302FB03
PC30: Pop 10uF	PC30: De-pop 10uF



Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VITREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	Off (discharge)	Off (discharge)	Off (discharge)


MODE Selection				
	Resistance between MODE and GND	Frequency	Discharge Mode	
R1	200K_4	CS42002JB14	400k Hz	Tracking Discharge
R1	100K_4	CS41002JB20	300k Hz	Non-tracking
R1	68K_4	CS36802JB12	300k Hz	Discharge
R1	47K_4	CS34702JB21	400k Hz	Discharge

Quanta Computer Inc.
 PROJECT : R08

Size	Document Number	Rev
	1.5_SUS/0.75_DDR_VTT (TPS51216RUKR)	1A
Date	Monday, February 13, 2012	Sheet 48 of 55




Need confirm with EE or not have pull high resistor for PG.



+VCCSA_CORE
0.9 Volt +/- 5%
Fsw : 300K
TDC : 4.2A
OCP : 7A




VCCSA_VID1	VCCSA_VID0	VCCSA_CORE
Low	Low	0.9V
High	Low	0.8V
Low	High	0.725V
High	High	0.675V



+1.8V_RUN
1.8 Volt +/- 5%
TDC : 0.869A
OCP : 3.5A


$$VOUT = 0.6(1+R1/R2)$$

CPU Power



Quanta Computer Inc.
PROJECT : R08

Size	Document Number	Rev
	CPU CORE (NCP6132)	1A
Date:	Monday, February 13, 2012	Sheet 53 of 55



+VCHGR
Fsw : 750K
TDC : 2.52A

Adapter type	65W	90W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	3.7A	5.6A

