

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT

BU5D Block Diagram




Table of Contents

PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3-6	Processor	CPU
7-12	PCH	CLG
8	RTC	RTC
13-14	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
16	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	HSD
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecytor	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0-S5
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
GND_SIGNAL	32
CARD_GND	21
AGND_DC/DC	31
GND	ALL

PAGE	DESCRIPTION	BOI-FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	

ITEM	Value Code	FUNCTIONS
1	EV@	DISCRETE
2	IV@	UMA
3	U3@	USB 3.0
4	U2@	USB 2.0 (colay W USB 3.0)
5	HM@	HDMI
6	NHM@	No HDMI
7	EHM@	External HDMI
8	3G@	3G
9	C@	Cost issue
10	MDC@	Modem
11	S3@	S3 Power Reduction
12	NS3@	No S3 Power Reduction
13	NGS@	No G-SENSOR
14	51@	1G LAN
15	52@	10/100 LAN
16	GS@	G-SENSOR
17	NMDC@	No Modem









Quanta Computer Inc.

PROJECT : BU5D


Size Document Number
POWER STAGE AND BOI-FUNCTION Rev 1A


Date: Tuesday, December 21, 2010 Sheet 2 of 41



Sandy Bridge Processor (DMI, PEG, FDI)



Sandy Bridge Processor (DDR3)









Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training





REV-00 change to 5% tolerance

Quanta Computer Inc.
PROJECT :BU5D
Sandy Bridge 4/4
Date: Tuesday, December 21, 2010 Page: 6 of 11


Cougar Point (DMI, FDI, PM)

Cougar Point (LVDS, DDI)




Remove Internal HDMI Function


PCH Pull-high/low <CLG>



System PWR_OK <CLG>








Deep Sx <CLG>



Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb, Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Ri No stuff

Quanta Computer Inc.
PROJECT : BUSD
 Cougar Point 1/6
 Rev 1A
 Date: Tuesday, December 21, 2011 8:46:07 AM Page 7 of 47








PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWR0K	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	-3V0 - R281 - 1K.4 - PCBEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWR0K	0 = "Top-block swap" mode 1 = Default (weak pull-up 20K)	R483 - 1K.4 - PCI_GNT3# [9]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC - R513 - 239K.4 - PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWR0K	<table border="1"> <tr> <th>GNT1#</th> <th>GPIO19</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	R472 - 1K.4 - GNT1# [9] R560 - 1K.4 - GPIO19
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	-3V0 - R498 - 1K.4 - ACZ_SDOOUT - ACZ_SDOOUT [25]									
DF_TVS	DMI/FDI Termination voltage	PWR0K	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R543 - 228.4 - 0.1V R544 - 27K.4 - 0.1V - DF_TVS [10] H_SNB_VB# [5]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable (Default) 1 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3VPCU - R555 - 10K.4 - PLL_OOVR_EN [10] R271 - 1K.4 -									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V_SS0 - R179 - 1K.4 - ACZ_SYNC									
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V_SS0 - R545 - 1K.4 - GPIO15 [10]									
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC - R518 - 330K.4 - R517 - 330K.4 -									
INIT3_3V#	Reserved	PWR0K	1 = Default (weak pull-up 20K)	Should not pull low, leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWR0K	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
L_DDC_DATA	LVDS Detected	PWR0K	0 = Default. Not Detected 1 = Detected	1 = PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWR0K	0 = Default. Not Detected 1 = Detected	1 = PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWR0K	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWR0K	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP / GPIO37	Reserved	PWR0K	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP / GPIO36	Reserved	PWR0K	0 = Default	Should not be pulled high when strap is sampled									

Cougar Point-M (PCI, USB, NVRAM)


Cougar Point-M (PCI-E, SMBus, CLK)



	33MHz	27MHz	48/24MHz	14.318MHz	25MHz
CLK_P1X0	•	•	•	•	•
CLK_P1X1	•	•	•	•	•
CLK_P1X2	•	•	•	•	•
CLK_P1X3	•	•	•	•	•

Quanta Computer Inc.
PROJECT : B05D
Cougar Point 3/E


Cougar Point (GPIO, VSS_NCTF, RSVD)




BOARD ID SETTING

10

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9
UMA SKU	H	L							
YGA SKU									
W/O 3G		H	L						
W/ 3G									
W/O LED KB				H	L				
W/ LED KB									
1.4" 1.5"					H	L			
G-SNR						H	L		
W/O G-SNR									
W/ MDC						H	L		
W/O MDC									
W/ HDMI							H	L	
W/O HDMI									
NC								H	L
1.3"									
W/ USB3.0									H
W/O USB3.0									L




GPIO Pull-up/Pull-down <CLG>




Quanta Computer Inc.
PROJECT : BUSD
Cougar Point 4/6

Size	Document Number	Rev
Date: Tuesday, December 21, 2010	Sheet 10 of 41	1A

COUGAR POINT (POWER)




REV-C3A Reserve C728, C729 For B2D





REV-C3A Add C722, remove C723, C724

Cougar Point-M (POWER)






REV-C3A Reserve C726 For B2D




REV-C3A No mount C363, C366

IBEX PEAK-M (GND)







Quanta Computer Inc.
PROJECT : BU5D
 Size Document Number **Cougar Point 6/6** Rev 1A
 Date: **Tuesday, December 21, 2010** Sheet 12 of 41

H=8



H=8




Place these Caps near So-Dimm.

Quanta Computer Inc.
PROJECT : BU5D


Size	Document Number	Rev
	DDR3 DIMM-0	1A
Date:	Tuesday, December 21, 2010	Sheet 13 of 41

H=4

H=4




Place these Caps near So-Dimm1.




Quanta Computer Inc.
PROJECT : BU5D

Size	Document Number	Rev
	DDR3 DIMM-1	1A
Date:	Tuesday, December 21, 2010	Sheet 14 of 41


<VGA>



power up sequence




PEX_RST timing



[3.6,7.8.9,10,11,13,14,17,18,21,22,23,25,27,30,31,32,34,39] +3V GFX
 [3.5,6,7,8,9,11,16,17,30,36,38,40] +100V GFX
 [3.7,8,9,10,11,20,23,24,28,31,34,35,39] +VOCORE GFX
 +3V_S5
 +100V_GFX
 +VOCORE_GFX
 +3V_S5

Quanta Computer Inc.
PROJECT : BU5D
 Doc Number: 1
N12M-GE (PCIe I/F)
 Date: (insert date), December 21, 2010 Sheet: 15 of 41






2.16A






[3,5,6,7,8,9,11,15,17,32,36,38,40] +1.05V_GFX
[19,40] +1.5V_GFX


Quanta Computer Inc.
PROJECT : BU5D

Doc: Document Number
N12M-GE (MEMORY/GND)
Date: (insert), December 21, 2010, Sheet: 16 of 41





Logical Strap Bit Mapping			
	PU-VDD	PD	
5K	1000	0000	
10K	1001	0001	
15K	1010	0010	
20K	1011	0011	
25K	1100	0100	
30K	1101	0101	
35K	1110	0110	
45K	1111	0111	



4.99K_F 4: CS33022FB29 (RES CHIP 4.99K 1/16W +/-1% (0402))
 10K_F 4: CS31002FB29 (RES CHIP 10K 1/16W +/-1% (0402))
 15K_F 4: CS31002FB29 (RES CHIP 15K 1/16W +/-1% (0402))
 20K_F 4: CS33022FB29 (RES CHIP 20K 1/16W +/-1% (0402))
 25K_F 4: CS33022FB29 (RES CHIP 25K 1/16W +/-1% (0402))
 30K_F 4: CS33022FB29 (RES CHIP 30K 1/16W +/-1% (0402))
 35K_F 4: CS33022FB29 (RES CHIP 35K 1/16W +/-1% (0402))
 45K_F 4: CS33022FB29 (RES CHIP 45K 1/16W +/-1% (0402))

REV-B2A Ra Default: Hynix VRAM
 REV-C3A Ra Default: Samsung VRAM 1Gbit
 20K_F 4: CS33022FB29 (RES CHIP 20K 1/16W +/-1% (0402))

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417 [0]	FB_0_BAR_SIZE [0]	SMB_ALT_ADDR [0]	VGA_DEVICE [1]
ROM_SCLK	PCI_DEVICE[4] [1]	SUB_VENDOR [0]	SLOT_CLK_CFG [1]	PEX_PLL_EN_TERM [0]
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVICE[3] [1]	PCI_DEVICE[2] [0]	PCI_DEVICE[1] [1]	PCI_DEVICE[0] [0]
STRAP1	3GIO_PADCFG[3][0]	3GIO_PADCFG[2][1]	3GIO_PADCFG[1][1]	3GIO_PADCFG[0][0]
STRAP0	USER[3] [1]	USER[2] [1]	USER[1] [1]	USER[0] [1]

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P-N	ROM_SI (Ra)
0000		Reserved		
0010	DDR3 64Mx16x4pcs, 128bit, 512MB, 800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x4pcs, 128bit, 512MB, 800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x4pcs, 128bit, 1GB, 800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4pcs, 128bit, 1GB, 800MHz	Samsung		PD 45K
XXXX				

GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFF link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NV_VDD VID0
6	OUT	N/A	NV_VDD VID1
7	OUT	N/A	NV_VDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP

Quanta Computer Inc.
 PROJECT : BU5D

Size	Document Number	Rev
	N12M-GE (GPIO/STRAPS)	1A
Date:	Issued: December 21, 2010	Sheet: 16 of 41


CHANNEL A: 256MB/512MB DDR3

[16] VMA_D0[83..0]
[16] VMA_D0[7]
[16] VMA_RDQS[7]




Quanta Computer Inc.
PROJECT : BU5D
Document Number: **DDR3 VRAM (BGA96)**
Site: (revised, December 21, 2010) Sheet: 19 of 41


S3 power Reduction (SM_DRAMRST#) <S3P> <CLG> <4>




S3 power Reduction (SM_DRAMPWROK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>



S3 power Reduction (CPU Power) <S3P> <5>




For S3 power Reduction VTT discharge <S3P> <13>




HDMI Conn <HDM>


HDMI-CONN





HDMI-SMBus <HDM>









HDMI-passive level shift <HDM>







HDMI-HPD <HDM>



REV-00 Del External HDMI-HPD






Quanta Computer Inc.
 PROJECT : B05D
 LCD LED Panel/CCD
 Rev: 00 Date: 01/10/2007



Quanta Computer Inc.
PROJECT : B05D
MINI CARD(WLAN/3G/SIM Card)


Rev 1A
Date: January 27, 2012 Sheet 31 of 41

USB 3.0 Controller <U3B>




Quanta Computer Inc.
PROJECT : B050
USB 3.0(UPD720200F1-A)


USB2.0 Left 1
 USB2.0 Left 2 <U2B> <MMC> <EMI>




Codec (CX20671-21Z) <ADO>




HP <ADO> <EMC>



External MIC <ADO> <EMC>








Internal Speaker <ADO> <EMC>





REV-00 change to daughter board



Quanta Computer Inc.
PROJECT : BU5D

Docuement Number: **KB/TP&TP/PB/FL/LEB/MMB/B-CAS**



Date: **Yensday, December 21, 2010** Page: **30** of **41**

LED <LED>

BATTERY

D3A : LED Luminance to light,1K-ohm charge 2.2K-ohm.


RF LED




POWER

D3A : LED Luminance to light,1K-ohm charge 2.2K-ohm.


CARDREADER





HDD/ODD



ESD Protect <EMC>




<EMI>




REV-00 Add 0.1u*7 for EMI

Quanta Computer Inc. PROJECT : BU5D. Includes a table with columns: Size, Document Number, LED/HOLE, Date, Tuesday, December 21, 2010, Sheet, 31 of 41, Rev, 1A.

EC <KBC>




CLK 32.768K Hz from PCH




SMBUS Table


SMBUS	Devices	Address
1	Battery	T2H
	CPU Board Thermal Sens	
2	EC EEPROM	A0H
	VGA Board Thermal Sens	S81




SKU strap pin <KBC>




Power Button <KBC>




LED PU/PD <LED>




Intel Turbo mode only <CPU>




SM BUS PU/Address <KBC>




3Cell Battery protect & K/B LED Control <KBC>



Strap <KBC>




ID EEPROM <KBC>




SPI FLASH <KBC>





INTERNAL KEYBOARD STRIP SET <KBC>



HWPG circuit <KBC> <VGA>




Quanta Computer Inc.
PROJECT : BU5D
Docu. Number: EC NPCE791A0DX
Rev: 1A
Date: Tuesday, December 27, 2011
Page: 35 of 41



Quanta Computer Inc.
PROJECT : BUSD

Size	Document Number	Rev
	CHARGER-ISL8731C	1A
Date	Issued	Sheet
Ymsdky, December 21, 2010		33 of 41




Quanta Computer Inc.
PROJECT : BU5D


Size	Document Number	Rev
	System 3V/5V(RT8210B)	1A
Date:	Tuesday, December 21, 2010	Sheet 34 of 41




PROJECT : BU5D
Quanta Computer Inc.
PROJECT : BU5D







Total capacitor : 660uF
 F: .320k Hz
 (Peak 18.098A , AVG 12.669A)
 OCP:19.107A



Quanta Computer Inc.
 PROJECT : BU5D
 +VTT (+1.05V) (RT8248B)
 Date: Tuesday, December 21, 2016 11:58:36 AM Page 36 of 41









OCP=7.14A
(Peak 6 A, Avg 4.2A)

Need to consider DOS mode

Default	N12P-LP	N12M-GE	N12P-GV
PR150	10K C3110023621	NC	10K C3110023621
PR151	NC	10K C3110023621	NC
PR152	10K C3110023621	NC	10K C3110023621
PR153	10K C3110023621	NC	NC

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	N12P-LP	N12M-GE	N12P-GV
LOW	LOW	0.95V	1.0V	0.95V
HIGH	HIGH	0.95V	Default	1.0V
LOW	LOW	0.9V	1.0V	Default
HIGH	HIGH	0.95V	0.9V	0.9V

B1	PR149	220K_F_4	C3110023611	47.5K_F_3	C31110023614	0.4	C31000001631
B2	PR150	0.4	C310000023618	0.4	C310000023618	0.4	C31000001631
B3	PR148	240K_F_4	C3110023602	270K_F_4	C3110023610	200K_F_4	C3110023612
B4	PR151	100K_F_4	C3110023604	100K_F_4	C3110023604	100K_F_4	C3110023604
RED	PR161,PR152	2.10K_F_4	C31110023611	2.50K_F_4	C31120023611	3.18K_F_4	C31130023611
RED	PR149,PR152	3.24K_F_4	C31130023611	3.30K_F_4	C31130023612	3.24K_F_4	C31130023611



- Power On Sequence**
- +3V_GFX connect +3V
 - +1.05V_GFX connect +1.05V
 - GFX_Mainion_PG Enable+VCORE_GFX
 - GFX_VCORE_PG Enable(Delay) +1.5V_GFX
 - +1.5V_GFX Enable +1.8V_GFX
 - GFX_V18_PG connect GFX_PG
- Power Off Sequence**
- compare +VCC3_GFX with +V1.8_GFX

