


ZYB & ZYBA SYSTEM BLOCK DIAGRAM

A@ --> Arrandale use
 E@ --> Discrete use
 SW@ --> Switch use
 IV@ --> UMA use

GPU CORE PWR ISL6264 P44	CHARGER ISL88731 P38
GPU IO PWR ISL62827 P45	3/5V SYS PWR ISL6237 P39
DISCHARGER +3V/+5V/+1.5V/+1.05V/+1.1V_VTT P47	CPU CORE PWR ISL62882 P40
+1.0V/+1.5V G93334 + Linear P47	CPU VTT UP61111AQDD P41 <small>ARD: 1.05V CFD: 1.1V</small>
CPU VGFX_AXG ISL62881 P46	VTT 1.05V UP61111AQDD P42
THERMAL PROTECTION P48	DDR3 PWR TPS5116 P43




SSID: DISCRETE: 030A
 SSID: SWITCH GFX: 0308
 SVID: 1025


PROJECT : ZYB & ZYBA
 Quanta Computer Inc.

Size	Document Number	Rev
	ZYB Block Diagram	1A
Date:	Tuesday, January 12, 2010	Sheet 1 of 51

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V--+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V--+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BI/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+VGPUCORE	+0.9V--+1.1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.05V_GFX	+0.9V--+1.1V	GPU I/O POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	dGPU_VRON	Discrete enable
+1.8V_VGA	+1.8V	LVDS/PLL POWER	dGPU_VRON	Discrete enable
+3.3V_GFX	+3.3V	PEG/HDMI/CRT POWER	dGPU_VRON	Discrete enable

Thermal Follow Chart



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)



Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed



CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)

PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	AUBURND 4/4	1A
Date:	Tuesday, January 19, 2010	Sheet 7 of 51



PCH Pull-high/low




System PWR_OK




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	IBEX PEAK-M 1/6	1A
Date:	Tuesday, January 19, 2010	Sheet 8 of 51

RTC Circuitry



HDA Bus




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.


HDA Bus for Modem(CLG)

HDA Bus for Modem(CLG)

PCH SPI



IBEX PEAK-M (HDA, JTAG, SATA)



HDA_SYNC (PCH strap pin)
 Internal weak pull-down
 VCCVRM=>+1.3V (default)
 external pull-up
 VCCVRM=>+1.5V

Note:
 SATA port2/3 may not be available on all PCH sku (HM55 support 4port only)

PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 - R850 - 10K 4 - SPKR												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R882 - 10K 4 - PCL_GNT3# 10												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC - R825 - 330K 4 - PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <tr> <th>GNT1#</th> <th>GNT0#</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	<p>Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]</p>
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V - R373 - 1K 4 - NV_ALE - NV_ALE 10												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V - R366 - 1K 4 - NV_CLE - NV_CLE 10												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	+3V0 - R307 - 1K 4 - HDA_DOCK_EN# +3V0 - R303 - 10K 4 - HDA_DOCK_EN#												
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 - R392 - 1K 4 - SPI_SI R												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_S5 - R357 - 10K 4 - RSV_GPIO8 11												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5 - R365 - 1K 4 - CR_WAKE# 11												



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	IBEX PEAK-M 2/6	1A
Date:	Tuesday, January 19, 2010	Sheet 9 of 51

IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



change board_id0 to GPIO7 at 6/1

GPIO24 NC for Intel suggestion at 6/1


dGPU_PWR_EN# should be stable before dGPU_VRON enable

10,37,38 SML1ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose


SATA5GP / GPIO49 / TEMP_ALERT# is used to alert for EC when CPU or Graph/Memory controllers' temperature go out of limit. So connecting GPIO49 to EC and avoid this pin to be used for other purpose

GPU RST#


11



GPIO Pull-up/Pull-down



SV_SET_UP 1-X High = Strong (Default)




Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Tuesday, January 19, 2010	Sheet 11 of 51

IBEX PEAK-M (POWER)



IBEX PEAK-M (GND)

V57H

AA19	VSS1	VSS900	AK30
AA20	VSS2	VSS81	AK31
AA22	VSS3	VSS82	AK32
AA19	VSS4	VSS83	AK34
AA24	VSS5	VSS85	AK35
AA26	VSS6	VSS86	AK38
AA28	VSS7	VSS86	AK43
AA30	VSS8	VSS87	AK46
AA31	VSS9	VSS88	AK49
AA32	VSS10	VSS89	AK5
AA11	VSS11	VSS90	AK8
AA15	VSS12	VSS91	AL 2
AA23	VSS13	VSS92	AL 2
AA30	VSS14	VSS93	AM11
AA31	VSS15	VSS94	BB44
AA32	VSS16	VSS95	BC24
AA39	VSS17	VSS96	AM20
AA47	VSS18	VSS97	BD42
AA39	VSS19	VSS98	BD49
AA8	VSS20	VSS99	BD5
VSS21	VSS21	VSS100	BE12
AC2	VSS22	VSS101	BA42
AD11	VSS23	VSS102	AM30
AD12	VSS24	VSS103	AK31
AD12	VSS25	VSS104	AM32
AD23	VSS26	VSS105	AM34
AD30	VSS27	VSS106	AM35
AD31	VSS28	VSS107	AM38
AD32	VSS29	VSS108	AM42
AD34	VSS30	VSS109	AM49
AD34	VSS31	VSS110	AM44
AD42	VSS32	VSS111	AM46
AD46	VSS33	VSS112	AV22
AD49	VSS34	VSS113	AM49
AD7	VSS35	VSS114	AM7
AE2	VSS36	VSS115	AA50
AE4	VSS37	VSS116	BG10
AE12	VSS38	VSS117	AG32
Y13	VSS39	VSS118	AE2
AA9	VSS40	VSS119	AG2
AA4	VSS41	VSS120	AP12
AF35	VSS42	VSS121	BH15
AP13	VSS43	VSS122	AP46
AN4	VSS44	VSS123	AP49
AF45	VSS45	VSS124	AP5
AF46	VSS46	VSS125	AP8
AF49	VSS47	VSS126	AP2
AF5	VSS48	VSS127	AR52
AG2	VSS49	VSS128	AT11
AH11	VSS50	VSS129	BA12
AH15	VSS51	VSS130	AH48
AH15	VSS52	VSS131	AT32
AH16	VSS53	VSS132	AT36
AH24	VSS54	VSS133	AT41
AV18	VSS55	VSS134	AT47
AV18	VSS56	VSS135	AT7
AH3	VSS57	VSS136	AV12
AH7	VSS58	VSS137	AV16
AH7	VSS59	VSS138	AV20
AH7	VSS60	VSS139	AV24
AH9	VSS61	VSS140	AV30
AH9	VSS62	VSS141	AV34
AH9	VSS63	VSS142	AV38
AH9	VSS64	VSS143	AV42
AH9	VSS65	VSS144	AV46
AH9	VSS66	VSS145	AV5
AH9	VSS67	VSS146	AV9
AH9	VSS68	VSS147	AVR
AH9	VSS69	VSS148	AW14
AH9	VSS70	VSS149	AW18
AH9	VSS71	VSS150	AW2
AH9	VSS72	VSS151	BF9
AM1	VSS73	VSS152	AW32
AM1	VSS74	VSS153	AW36
AM1	VSS75	VSS154	AW40
AK26	VSS76	VSS155	AW52
AK22	VSS77	VSS156	AY11
AK23	VSS78	VSS157	AF39
AK28	VSS79	VSS158	H15
			AY47

beaPeak-M_R1P0


V57I

AV7	VSS159	VSS269	H69
B11	VSS160	VSS260	H6
B19	VSS161	VSS261	K11
B23	VSS162	VSS262	K4
B31	VSS163	VSS263	KA7
B35	VSS164	VSS264	K47
B39	VSS165	VSS265	K7
B43	VSS166	VSS266	L14
B47	VSS167	VSS267	L18
B7	VSS168	VSS268	L2
BG12	VSS169	VSS269	L22
BB12	VSS170	VSS270	L32
BB16	VSS171	VSS271	L36
BB20	VSS172	VSS272	L40
BB24	VSS173	VSS273	L42
BB30	VSS174	VSS274	M12
BB34	VSS175	VSS275	M16
BB38	VSS176	VSS276	M20
BB42	VSS177	VSS277	N8
BB46	VSS178	VSS278	M34
BB5	VSS179	VSS279	M38
BC10	VSS180	VSS280	M42
BC14	VSS181	VSS281	M46
BC18	VSS182	VSS282	M5
BC2	VSS183	VSS283	M5
BC22	VSS184	VSS284	N24
BC26	VSS185	VSS285	P11
BC32	VSS186	VSS286	AD15
BC36	VSS187	VSS287	P22
BC40	VSS188	VSS288	P30
BC44	VSS189	VSS289	P32
BC48	VSS190	VSS290	P34
BD42	VSS191	VSS291	P42
BD46	VSS192	VSS292	P45
BD5	VSS193	VSS293	P47
BE12	VSS194	VSS294	R2
BE16	VSS195	VSS295	R52
BE20	VSS196	VSS296	R17
BE24	VSS197	VSS297	T41
BE28	VSS198	VSS298	T46
BE32	VSS199	VSS299	T49
BE36	VSS200	VSS300	T5
BE40	VSS201	VSS301	T8
BE44	VSS202	VSS302	L80
BE48	VSS203	VSS303	U31
BE52	VSS204	VSS304	U32
BE56	VSS205	VSS305	U34
BE60	VSS206	VSS306	P38
BE64	VSS207	VSS307	V11
BE68	VSS208	VSS308	P16
BE72	VSS209	VSS309	V19
BE76	VSS210	VSS310	V20
BE80	VSS211	VSS311	V20
BE84	VSS212	VSS312	V22
BE88	VSS213	VSS313	V31
BE92	VSS214	VSS314	V32
BE96	VSS215	VSS315	V34
BE100	VSS216	VSS316	V35
BE104	VSS217	VSS317	V38
BE108	VSS218	VSS318	V43
BE112	VSS219	VSS319	V45
BE116	VSS220	VSS320	V46
BE120	VSS221	VSS321	V47
BE124	VSS222	VSS322	V49
BE128	VSS223	VSS323	V5
BE132	VSS224	VSS324	V7
BE136	VSS225	VSS325	V7
BE140	VSS226	VSS326	W2
BE144	VSS227	VSS327	W52
BE148	VSS228	VSS328	Y11
BE152	VSS229	VSS329	Y12
BE156	VSS230	VSS330	Y15
BE160	VSS231	VSS331	Y19
BE164	VSS232	VSS332	Y23
BE168	VSS233	VSS333	Y28
BE172	VSS234	VSS334	Y30
BE176	VSS235	VSS335	Y31
BE180	VSS236	VSS336	Y32
BE184	VSS237	VSS337	Y38
BE188	VSS238	VSS338	Y46
BE192	VSS239	VSS339	Y43
BE196	VSS240	VSS340	P49
BE200	VSS241	VSS341	Y5
BE204	VSS242	VSS342	Y6
BE208	VSS243	VSS343	Y8
BE212	VSS244	VSS344	P24
BE216	VSS245	VSS345	T43
BE220	VSS246	VSS346	AD51
BE224	VSS247	VSS347	AT8
BE228	VSS248	VSS348	AM7
BE232	VSS249	VSS349	Y47
BE236	VSS250	VSS350	AT12
BE240	VSS251	VSS351	AM6
BE244	VSS252	VSS352	AT13
BE248	VSS253	VSS353	AM5
BE252	VSS254	VSS354	AK45
BE256	VSS255	VSS355	AK39
BE260	VSS256	VSS356	AV14
BE264	VSS257	VSS357	
BE268	VSS258	VSS358	


beaPeak-M_R1P0

DDR_RVS (DDR)


	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0



DDR3-DIMM0_H=5.2_RVS



Place these Caps near So-Dimm0.




DM signals are not present on Clarksfield processor. All DM signals can be left as No Connect on Clarksfield and connected directly to GND on SO-DIMM side for Clarksfield only designs.

- 15,16,17,18,44 +0.75V_DDR_VTT
- 15,16,17,18,44 +1.5V_SUS
- 15,16,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,15,16,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V





PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number DDRIII SO-DIMM-0	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 14 of 51

DDR_RVS (DDR)



PC2100 DDR3 SDRAM SO-DIMM (204P)




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A
Date:	Tuesday, January 19, 2010	Sheet 15 of 51



DDR_RVS (DDR)

16

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1



M_B_DQ[63:0] 5,17



- 14,15,17,18,44 +0.75V_DDR_VTT
- 14,15,17,18,44 +1.5V_SUS
- 14,15,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,14,15,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V










PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDRIII SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 16 of 51

DDR_RVS (DDR)


	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1



PROJECT : ZYB & ZYBA
Quanta Computer Inc.






Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 17 of 51

Del CPU XDP Connector




Del Braidwood


S3 leakage solution (CLG)



		PROJECT : ZYB & ZYBA Quanta Computer Inc.	
		Size: _____ Document Number: XDP	Rev: 1A
Date: Tuesday, January 19, 2010		Sheet 18 of 51	





Broadway- AJ076900T01
Madison - AJ007720T02

	PROJECT : ZYB & ZYBA Quanta Computer Inc.		
	Size	Document Number Madison/Broadway-PCIE I/F	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 19 of 51	




- ### GPU Power-on sequence
- 1 => +VGPU_CORE
 - 2 => +VGPU_IO
 - 3 => +1V
 - 4 => +1.5V_GPU
 - 5 => +3V_D
 - 6 => +1.8V_GPU
 - 7 => dGPU_PWROK









1.8V GPIO

3.3V GPIO



Pin	Signal Name	Direction	Target Component
AR8	DVPCNTL_MVP_0		
AR9	DVPCNTL_MVP_1		
AR10	DVPCNTL_0		
AR11	DVPCNTL_1		
AR12	DVPCNTL_2		
AR13	DVPCNTL_3		
AR14	DVPCNTL_4		
AR15	DVPCNTL_5		
AR16	DVPCNTL_6		
AR17	DVPCNTL_7		
AR18	DVPCNTL_8		
AR19	DVPCNTL_9		
AR20	DVPCNTL_10		
AR21	DVPCNTL_11		
AR22	DVPCNTL_12		
AR23	DVPCNTL_13		
AR24	DVPCNTL_14		
AR25	DVPCNTL_15		
AR26	DVPCNTL_16		
AR27	DVPCNTL_17		
AR28	DVPCNTL_18		
AR29	DVPCNTL_19		
AR30	DVPCNTL_20		
AR31	DVPCNTL_21		
AR32	DVPCNTL_22		
AR33	DVPCNTL_23		
AR34	DVPCNTL_24		
AR35	DVPCNTL_25		
AR36	DVPCNTL_26		
AR37	DVPCNTL_27		
AR38	DVPCNTL_28		
AR39	DVPCNTL_29		
AR40	DVPCNTL_30		
AR41	DVPCNTL_31		
AR42	DVPCNTL_32		
AR43	DVPCNTL_33		
AR44	DVPCNTL_34		
AR45	DVPCNTL_35		
AR46	DVPCNTL_36		
AR47	DVPCNTL_37		
AR48	DVPCNTL_38		
AR49	DVPCNTL_39		
AR50	DVPCNTL_40		
AR51	DVPCNTL_41		
AR52	DVPCNTL_42		
AR53	DVPCNTL_43		
AR54	DVPCNTL_44		
AR55	DVPCNTL_45		
AR56	DVPCNTL_46		
AR57	DVPCNTL_47		
AR58	DVPCNTL_48		
AR59	DVPCNTL_49		
AR60	DVPCNTL_50		
AR61	DVPCNTL_51		
AR62	DVPCNTL_52		
AR63	DVPCNTL_53		
AR64	DVPCNTL_54		
AR65	DVPCNTL_55		
AR66	DVPCNTL_56		
AR67	DVPCNTL_57		
AR68	DVPCNTL_58		
AR69	DVPCNTL_59		
AR70	DVPCNTL_60		
AR71	DVPCNTL_61		
AR72	DVPCNTL_62		
AR73	DVPCNTL_63		
AR74	DVPCNTL_64		
AR75	DVPCNTL_65		
AR76	DVPCNTL_66		
AR77	DVPCNTL_67		
AR78	DVPCNTL_68		
AR79	DVPCNTL_69		
AR80	DVPCNTL_70		
AR81	DVPCNTL_71		
AR82	DVPCNTL_72		
AR83	DVPCNTL_73		
AR84	DVPCNTL_74		
AR85	DVPCNTL_75		
AR86	DVPCNTL_76		
AR87	DVPCNTL_77		
AR88	DVPCNTL_78		
AR89	DVPCNTL_79		
AR90	DVPCNTL_80		
AR91	DVPCNTL_81		
AR92	DVPCNTL_82		
AR93	DVPCNTL_83		
AR94	DVPCNTL_84		
AR95	DVPCNTL_85		
AR96	DVPCNTL_86		
AR97	DVPCNTL_87		
AR98	DVPCNTL_88		
AR99	DVPCNTL_89		
AR100	DVPCNTL_90		
AR101	DVPCNTL_91		
AR102	DVPCNTL_92		
AR103	DVPCNTL_93		
AR104	DVPCNTL_94		
AR105	DVPCNTL_95		
AR106	DVPCNTL_96		
AR107	DVPCNTL_97		
AR108	DVPCNTL_98		
AR109	DVPCNTL_99		
AR110	DVPCNTL_100		
AR111	DVPCNTL_101		
AR112	DVPCNTL_102		
AR113	DVPCNTL_103		
AR114	DVPCNTL_104		
AR115	DVPCNTL_105		
AR116	DVPCNTL_106		
AR117	DVPCNTL_107		
AR118	DVPCNTL_108		
AR119	DVPCNTL_109		
AR120	DVPCNTL_110		
AR121	DVPCNTL_111		
AR122	DVPCNTL_112		
AR123	DVPCNTL_113		
AR124	DVPCNTL_114		
AR125	DVPCNTL_115		
AR126	DVPCNTL_116		
AR127	DVPCNTL_117		
AR128	DVPCNTL_118		
AR129	DVPCNTL_119		
AR130	DVPCNTL_120		
AR131	DVPCNTL_121		
AR132	DVPCNTL_122		
AR133	DVPCNTL_123		
AR134	DVPCNTL_124		
AR135	DVPCNTL_125		
AR136	DVPCNTL_126		
AR137	DVPCNTL_127		
AR138	DVPCNTL_128		
AR139	DVPCNTL_129		
AR140	DVPCNTL_130		
AR141	DVPCNTL_131		
AR142	DVPCNTL_132		
AR143	DVPCNTL_133		
AR144	DVPCNTL_134		
AR145	DVPCNTL_135		
AR146	DVPCNTL_136		
AR147	DVPCNTL_137		
AR148	DVPCNTL_138		
AR149	DVPCNTL_139		
AR150	DVPCNTL_140		
AR151	DVPCNTL_141		
AR152	DVPCNTL_142		
AR153	DVPCNTL_143		
AR154	DVPCNTL_144		
AR155	DVPCNTL_145		
AR156	DVPCNTL_146		
AR157	DVPCNTL_147		
AR158	DVPCNTL_148		
AR159	DVPCNTL_149		
AR160	DVPCNTL_150		
AR161	DVPCNTL_151		
AR162	DVPCNTL_152		
AR163	DVPCNTL_153		
AR164	DVPCNTL_154		
AR165	DVPCNTL_155		
AR166	DVPCNTL_156		
AR167	DVPCNTL_157		
AR168	DVPCNTL_158		
AR169	DVPCNTL_159		
AR170	DVPCNTL_160		
AR171	DVPCNTL_161		
AR172	DVPCNTL_162		
AR173	DVPCNTL_163		
AR174	DVPCNTL_164		
AR175	DVPCNTL_165		
AR176	DVPCNTL_166		
AR177	DVPCNTL_167		
AR178	DVPCNTL_168		
AR179	DVPCNTL_169		
AR180	DVPCNTL_170		
AR181	DVPCNTL_171		
AR182	DVPCNTL_172		
AR183	DVPCNTL_173		
AR184	DVPCNTL_174		
AR185	DVPCNTL_175		
AR186	DVPCNTL_176		
AR187	DVPCNTL_177		
AR188	DVPCNTL_178		
AR189	DVPCNTL_179		
AR190	DVPCNTL_180		
AR191	DVPCNTL_181		
AR192	DVPCNTL_182		
AR193	DVPCNTL_183		
AR194	DVPCNTL_184		
AR195	DVPCNTL_185		
AR196	DVPCNTL_186		
AR197	DVPCNTL_187		
AR198	DVPCNTL_188		
AR199	DVPCNTL_189		
AR200	DVPCNTL_190		
AR201	DVPCNTL_191		
AR202	DVPCNTL_192		
AR203	DVPCNTL_193		
AR204	DVPCNTL_194		
AR205	DVPCNTL_195		
AR206	DVPCNTL_196		
AR207	DVPCNTL_197		
AR208	DVPCNTL_198		
AR209	DVPCNTL_199		
AR210	DVPCNTL_200		
AR211	DVPCNTL_201		
AR212	DVPCNTL_202		
AR213	DVPCNTL_203		
AR214	DVPCNTL_204		
AR215	DVPCNTL_205		
AR216	DVPCNTL_206		
AR217	DVPCNTL_207		
AR218	DVPCNTL_208		
AR219	DVPCNTL_209		
AR220	DVPCNTL_210		
AR221	DVPCNTL_211		
AR222	DVPCNTL_212		
AR223	DVPCNTL_213		
AR224	DVPCNTL_214		
AR225	DVPCNTL_215		
AR226	DVPCNTL_216		
AR227	DVPCNTL_217		
AR228	DVPCNTL_218		
AR229	DVPCNTL_219		
AR230	DVPCNTL_220		
AR231	DVPCNTL_221		
AR232	DVPCNTL_222		
AR233	DVPCNTL_223		
AR234	DVPCNTL_224		
AR235	DVPCNTL_225		
AR236	DVPCNTL_226		
AR237	DVPCNTL_227		
AR238	DVPCNTL_228		
AR239	DVPCNTL_229		
AR240	DVPCNTL_230		
AR241	DVPCNTL_231		
AR242	DVPCNTL_232		
AR243	DVPCNTL_233		
AR244	DVPCNTL_234		
AR245	DVPCNTL_235		
AR246	DVPCNTL_236		
AR247	DVPCNTL_237		
AR248	DVPCNTL_238		
AR249	DVPCNTL_239		
AR250	DVPCNTL_240		





DDR3/GDDR3 Memory Stuff Option


	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

Designator	For M97-M2	For Manhattan
Ra	10K	10K
Rb	0R/Short	51R
Rc	DNI	DNI
Ca	2.2nF	68pF

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size: _____ Document Number: **Madison/Broadway-MEM I/F** Rev: **1A**

Date: **Tue, 19 January 2010** Sheet: **21** of **51**



For DDR3, MVDDQ = 1.5V (7.5A)

POWER

BIF_VDDC should be connected to VDDC if BACO feature not used.
For BACO, refer to the databook


PN different between Broadway and Madison

Pin	Broadway	Madison
N27	VDDC	BIF_VDDC
AL33	TS_A	NC_TS_A
AL21	GND	PK_BN

VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison and Park, VDDCI and VDDC can share one common regulator


Reserve Bead and wait for verify

Power/Kpress control signal for Madison and Park only if not used, can be disconnected. (AL21 pin)
PX_BN = LOW, turn on
PX_BN = HIGH, turn off



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Date: Tuesday, January 19, 2010	Document Number: Madison/Broadway (PWR/GND)	Rev: 1A
Sheet: 22 of 51		




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Madison/Broadway (DP_PWR/GND)	1A
Date:	Tuesday, January 12, 2010	Sheet 23 of 51

SW@Madison/Broadway_M2

PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Description
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[10] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM



DDR3 VRAM SIZE Strap


DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
			2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0


Thermal Sensor

Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



Samsung-1GB



RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.


PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Tuesday, January 19, 2010	Sheet 24 of 51


- 21 VMA_DQ[63..0] VMA_DQ[63..0]
- 21 VMA_DM[7..0] VMA_DM[7..0]
- 21 VMA_RDQS[7..0] VMA_RDQS[7..0]
- 21 VMA_WDQS[7..0] VMA_WDQS[7..0]

CHANNEL A: 512MB DDR3 (64M*16*4pcs)

Park, M92M Use Channel B Memory Interface Only







SAMSUNG - AKD5LGT506
HYNIX - AKD5LZGTW04




TOP Left BOT Left


BOT Right TOP Right




CRT SWITCH(CRT)




CRT(CRT)






LVDS(LDS)




LCD Power(LDS)




Backlight Control(LDS)



Lid Switch (HSR)




HDMI HPD(HDM)




(HDM)

From EXT VGA



(HDM)




HDMI LEVEL SHIFTER(HDM)


PS8101 :: AL008101000

UMA => PS8101 Exist
SG and Dis only => PS8101 del


28




EMI reserve for HDMI(HDM)



ESD Protect






HDMI connector(HDM)




AU6433 CardReader(MMC)

4 IN 1 CARD READER (MMC)




Main	DFHD36MS017
Second	DFHD38MS013




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	AU6433 CardReader	1A
Date:	Tuesday, January 19, 2010	Sheet 29 of 51

Lan/B(LAN)




Hole(OTH)




<p>PROJECT : ZYB & ZYBA Quanta Computer Inc.</p>		
Size	Document Number	Rev
	Lan/B & Hole	1A
Date:	Tuesday, January 19, 2010	Sheet 30 of 51


CODEC(ADO)




CODEC/AMP Power(ADO)




SPEAKER AMP(AMP)




AMP_G441 Power(ADO)




Modify on B test



LINE-OUT/SPDIFO(AMP)



Main SPK and SUBWOOFER(AMP)




SUBWOOFER(AMP)


LPF for fc(-3dB)=500Hz

SD2 : shutdown signal for IC140M=disable , IC12=enable


SHUTDOWN	TPA3110D1
1 (0V-0.6V)	SHUTDOWN
8 (2V - 0.0)	ACTIVE




SUBWOOFER Power(AMP)




MIC(AMP)




LINE IN(AMP)




AMO GAIN(AMP)



2nd SATA HDD (HDD)




MAIN SATA HDD(HDD)



ODD SATA(ODD)




This ODD must be use eSATA Port




Wireless 1(MPC)

+3.3V: 1000mA
 +3.3Vaux:330mA
 +1.5V:500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4




Wireless 2 (MPC)




PROJECT : ZYB & ZYBA
 Quanta Computer Inc.

Size	Document Number	Rev
	MINI PCI-E card	1A
Date:	Tuesday, January 19, 2010	Sheet 34 of 51

POWER BOARD(UIF)





SW/B(UIF)




M/B(Battery) LED(uif)

36




			PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number				Rev
	POWER/LAUNCH/LED				1A
Date:	Tuesday, January 19, 2010	Sheet	36	of	51

INT K/B(KBC)




TOUCHPAD(TPD)




37

BLUETOOTH CONNECTOR(BTM)



CPU FAN(THM)





PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number KB/FAN/TP/BT	Rev 1A
Date:	Tuesday, January 19, 2010 Sheet 37 of 51	

09/09 Change to AOL1413

09/09 Change to AOL1413



 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	CHARGER (ISL88731)	A
Date:	Tuesday, January 19, 2010	Sheet 39 of 51




OCP: 12A
9.02A

OCP: 9.6A
8A

+5V_GPU circuit delete

$I(\text{ripple current}) = \frac{(V_{in} - V_{out})}{(L * \text{Freq})} * \left(\frac{V_{out}}{V_{in}} \right)$
 $= \frac{(9 - 5)}{(2.2\mu * 0.4M)} * \left(\frac{5}{9} \right)$
 $= 2.52A$
 $IOCP = 12A - (2.52A / 2) = 10.74A$
 $V_{th} = 10.74A * 14m\Omega = 150.36mV$
 $R(I_{lim}) = (150.36mV / 10) / 5\mu A$
 $= 300.72K$

$I(\text{ripple current}) = \frac{(V_{in} - V_{out})}{(L * \text{Freq})} * \left(\frac{V_{out}}{V_{in}} \right)$
 $= \frac{(9 - 3.3)}{(2.2\mu * 0.5M)} * \left(\frac{3.3}{9} \right)$
 $= 1.9A$
 $IOCP = 9.6 - (1.9 / 2) = 8.65A$
 $V_{th} = 8.65A * 14m\Omega = 122.83mV$
 $R(I_{lim}) = (122.83mV / 10) / 5\mu A$
 $= 245.6K$



3A

6.015A

4.53A


1.08A



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	1A
Date:	Tuesday, January 19, 2010	Sheet 40 of 51

VID 1.2875V




OCP:59~60A 2phase
 Rcomp is not populated
 OCP Threshold 40uA
 $R_i=1.24K$, Idroopmax=39.93uA
 Changing R_i can get different OCP point
 LoadLine=1.9mV/A (IMVP6.5)
 LoadLine=(Rdroop*Idroopmax)/Ioc
 Rdroop=2.8K
 Changing Rdroop can get different loadline

Load Line setting to 1.9mV/A

Close to Phase 1 Inductor

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	CPU Core (ISL62882)	1A
Date:	Tuesday, January 19, 2010	Sheet 41 of 51



BOM change notice

Arrandale (1.05V) R1 = 4.02K (CS24023F928)
 Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

$V_{out} = V_{FB} * (1 + R1/R2)$
 $V_{FB} = 0.75V$


$TON = 3.85p * RTON * V_{out} / (V_{in} - 0.5)$


$Frequency = V_{out} / (V_{in} * TON)$

$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$

$Frequency = 1 / (0.0036767) = 272K$

AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
 $L(\text{ripple current}) = (19 - 1.1) * 1.1 (1u * 272k * 19) \sim 3.81A$
 $4.3m * 18 = RILIM * 20uA$
 $RILIM = 3.87K \text{ --- } 3.92K$

	PROJECT : ZYB & ZYBA Quanta Computer Inc.	
	Size: _____ Document Number: +VTT (UP6111A)	Rev: 1A
Date: Tuesday, January 19, 2010		Sheet 42 of 51



OCP: 10A
1.05V/5.28A

$$R_{ds} * OCP = R_{ILIM} * 20\mu A$$

$$V_{OUT} = (1 + R1/R2) * 0.75$$

$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

AO4710 $R_{ds(on)} = 11.7 \sim 14.2m\Omega$

L(ripple current)
 $= (19 - 1.05) * 1.05 / (1\mu * 272k * 19)$
 $\sim 3.646A$

$$14.2m * 10 = R_{ILIM} * 20\mu A$$


$$R_{ILIM} = 7.1K \text{ --- } 7.15K$$



PROJECT : ZYB & ZYBA
Quanta Computer Inc.



Size	Document Number	Rev
	VCCP +1.05V (UP6111A)	1A
Date:	Tuesday, January 19, 2010	Sheet 43 of 51

[PWM]




$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

AO1718 $R_{ds(on)}=3.8\sim 4.3m\Omega$
 I (ripple current)
 $= (9-1.5) \times 1.5 / (0.56\mu \times 400k \times 9)$
 $\sim 5.58A$
 $V_{trip} = (22-2.79) \times (4.3m\Omega / 2) = 0.413V$
 $RILIM = V_{trip} / 10\mu A \sim 4.13K$



Modify on C test for PG 1.5V_EN driver voltage


UMA & SG => +VGFX_AXG Exist
Discrete => +VGFX_AXG del




OCP:25~26A
Rcomp is not populated
OCP Threshold 20uA
Ri=2.49K , Idروopmax=19.81uA
Changing Ri can get different OCP point
LoadLine=7mv/A
LoadLine=(Rdروop*Idروopmax)/Ioc
Rdروop=8.87K
Changing Rdروop can get diferent loadline

Parallel


1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase Ink, paint, wire rods, and Molding resins only from the Business Partners that Sony approves as Green Partners.

 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number +VGFX_AXG (ISL62881)	Rev 1A
Date	Tuesday, January 19 2010	Sheet 45 of 51

GPU_VID1	GPU_VID2	GPU_VID3	+VGPU_Core
0	0	0	1.15V
1	0	0	1.1V
1	1	0	1.0V
0	0	1	0.95V
1	0	1	0.9V
0	1	1	0.85V
1	1	1	0.8V



Note: VID[5:0]=011010=0.9V
VID[5:0]=010110=1.0V




$I_{ocset} * R_{oc} = I_{ocp} * R_{droop}$
 $OFFSET = 1.2V * RCIN / ROFS = 30.6mV$
 Where :
 ROFS = 39.2K , RCIN = 1K
 $R_{oc} = 1.82K$
 $R_{droop} = 0.44mV/A$ for $R_s = 10K, R_{drp2} = 348 Ohm$
 $T = 25 degree C$
 I_{ocp} is desire max over current 40A
 I_{ocset} is recommendation 10uA from Rbias

Panasonic
ERT-J1VR103J
Close to Phase 1 Inductor

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
Date	+VGPU Core (ISL6264)	1A
Tuesday, January 19, 2010	Sheet 46 of 51	

[PWM]



4.5A
+VGPU_IO

PC165 SW@560u/2.5V
PC166 SW@10u/10V_8 SW@0.1u/50V_6
PC167 SW@0.1u/50V_6





OCP: 6.9~7A
Rocset=Ioc*DCR/Iocset
Rocset=4.02K
Iocset=10uA
DCR=5.8mOhm
Csen=L/(Rocset*DCR)
Csen=0.09uF
for R-C time constant


IO_VID0	IO_VID1	+GPU_IO
0	0	1.101V
1	0	1.05V
0	1	1.0V
1	1	0.95V



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number +VGPU_IO (ISL62872)	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 47 of 51





PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Thermal protect	1A
Date:	Tuesday, January 19, 2010	Sheet 49 of 51

MODEL: REV		CHANGE LIST	MODEL		
			PAGE	ZR6 MB	
			FROM	TO	
ZYB MB	A	First release	1	1A	
	B	<p>Page10: USB_OC6# connect to OCl.</p> <p>Page21: Change R94 from 680ohm => 51ohm(CS05102FB09) for AMD suggestion.</p> <p>Page32: Modify Audio LINE_JD# circuit ,ADD R658 -shot pad and PD12(BC001010Z17) , and del R641 , Q39 .</p> <p>Page27: Change R130,R131 from 0 ohm => 15 ohm(CS01502JB12).</p> <p>Page28: Change Q14 footprint => UMT_213-3-1_3</p> <p>Page29: Change R617 and R621 from 0 ohm => 120 ohm Bead(CX05T121000) for SD card EMI issue.</p> <p>Page35: Swap CN32 Pin define and del oc6 on B test</p> <p>Page32:Change R334 and R422 from 47ohm => 56ohm(CS05602JB17) for Audio suggestion on B test..</p> <p>Page38:add R690(CS31002JB28) pull low for power saving and reserve R691 for LED pin.</p> <p>Page34:CN7 and CN14 Pin42 connect to RFLED#</p> <p>Page34:Change 2nd HDD conn footprint (sata-ld2822f-saql6-22p-r) and P/N(DFHS22FR239).</p> <p>Page36:Reserve Q3 , Q19(BAM00840001) and pop R16 ,depop R278 (CS00002JB38) to meet acer 2010 spec , only EC control.</p> <p>Page32:Del R598(CS41002JB20) PU Res for AMP.</p> <p>Page32:Tune SUB AMP Gain to 20 db => del R286 , add R291 , and add R320 ,R696 to 0 ohm(CS00003J951) on AMP Pin 11 and 12,</p> <p>Page22: POP C378 330U(CH733RM8831) fot +VGPU_CORE.</p> <p>Page03: Reserve C855(CH41003ZB35) and C856(CH61001ME96) on U21 Clock Gen 1.5V .</p> <p>Page :0 ohm short for cost down R78, R92, R158, R160, R199, R205, R206, R207, R208, R248, R249, R250, R255, R275, R282, R283, R284, R285, R382, R383, R396, R408, R410, R415, R430, R514, R546, R576, R578, R583, R590, R591, R599, R600, R601, R602, R603, R637, R643, R658, R660, R665, R671, R676, R679, R681, R685, R686</p> <p>Page35: Change C424 p/n => CH51002M930.</p> <p>Page39: Add PC9028(CH5104K9906) , change PR58 from 33k => 150k(CS41502JB10) and change PR65 from 10k => 39k(CS33902JB01) for inrush current issue.</p> <p>Page39: Add PR51/ 0ohm(CS00003J951) and PC48/2200p(CH22206K917) for EMI suggestion.</p> <p>Page39:Change PJ1 pin define , Pin1, 2 =>GND , Pin3, 4=>Vin .</p> <p>Page39: Change PQ31 from P/N BAM44680003 =>BAM44960000.</p> <p>Page39: Reserve PC230/1000p(CH21006K917)for EMI suggestion.</p> <p>Page40: Add PR197,PR205 2.2ohm(CS-2203F911) and PC133 ,PC138 1000p(CH21006K917) for EMI suggestion.</p> <p>Page41: Add PR137,PR136 /2.2ohm(CS-2203F911) and PC96,PC95/1000p(CH21006K917) for EMI suggestion.</p> <p>Page41: Change PUS footprint QFN40-5X5-4-41P-0_75H => qfn40-5x5-4-41p-0_75h-smt .</p> <p>Page43: Add PR185 /4.7ohm(CS-4703J917) and PC128/680p(CH16806J911) for EMI suggestion.</p> <p>Page44: Add PR80 /4.7ohm(CS-4703J917) and PC60/680p(CH16806J911) for EMI suggestion.</p> <p>Page44: Change PR83 from 4.02k=>4.32k(CS24323F911) to modify OCP.</p> <p>Page46: POP PR70(CS31003J941) and depop PR59 for VGPU CORE VID0.</p> <p>Page46: Change PR41 PN from 39.2k => 60.4K(CS36042FB10) .</p> <p>Page47: Add PR122(CS-2203J913) and PC85(CH22206K917) for EMI issue.</p> <p>Page48: Change PUI2 PN from AL054418000 => AL000835000.</p>	2	1A	3B
		3	1A		
		4	1A		
		5	2A		
		6	1A		
		7	1A		
		8	1A		
		9	3A		
		10	3A		
		11	1A	3B	
		12	1A		
		13	1A		
		14	3A		
		15	2A		
		16	1A		
		17	3A	3B	
		18	2A		
		19	3A		
		20	1A		
		21	3A		
		22	1A		
		23	3A		
		24	3A		
		25	2A		
		26	3A		
		27	2A		
		28	3A		
		29	3A	3B	
		30	1A		
		31	3A		
		32	2A		
		33	2A		
		34	2A		
		35	2A	3B	
		36	2A		
		37	2A		
		38	2A		
		39	3A	3B	
		40			

MB Assy' P/N: 31ZYBMB0000/10/80

Project :ZYB MB

Document No. :

Approved by : J. C

Drawing by :Jason Twu

DATE: 2009/10/20



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Change list	1A
Date:	Tuesday, January 12, 2010	Sheet 51 of 51

MODEL: REV

CHANGE LIST

ZYB MB

C

Page12: Change C443 from 10u/0603 =>22u/0603(CH6221M9900) for CRT Flicker issue.
 Page20 : Change C169,C66 from 10u/0603 =>22u/0603(CH6221M9900) for CRT Flicker issue.
 Page27: Del R459,R460 Add L69 for Mic EMI issue.

Page03: Add R464 Reserve CPU_SEL PIN PU to +3V.
 Page08,21:Change R309 C759 Footprint from RC0402-C , CC0402-C =>RC0402 , CC0402
 Page29:Change CN11 => DFHD36MS012(4in1-r015-212-lm-42p-h-nb4) .
 Page27:Add Fuse F1(DK100TPU028) on CRT VCC for safty requirement.
 Page28:Add Fuse F2(DK100TPU028) on HDMI VCC for safty requirement.
 Page:0805- R596,R593,R387,R276,R277,R10,R21,R191,R198,R239,R439,R455,R458
 0603- R321,R335,R296,R323,R352,R319,R333,R336,R404,R310,R613,R302,R315,R401,R579,R449,R375
 0402- R317,R597,R568,R536,R535,R291,R292,R54
 Page37:Change CN10 => DFWF05MR027 (87213-05XX-5P-L)
 Page27:Reserve 2 varistor(RV4,RV5) for DMIC_CLK , DMIC_DATA to solve ESD, Add R320,R459 for EMI request.
 Page27:Change LvdS SW circuit to solve leakage current , del R464 and PD R451 100K/0402(CS41002JB20) .
 Page32 : remove R320,R696 cost down , change R326 and R313 to 1K_4(CS21002JB34) to meet vender spec.
 Page32 : Change L24-L29 to CX60808T012 EMI FILTER SBK160808T-221Y-N(200MA) for EMI Request.
 Page36 : Change Q3,Q19 connector to WLAN For Acer LES spec V3.4
 Page36 : Change Q3,Q19 connector to WLAN For Acer LES spec V3.4
 Page39:Change R443,R442,R447 to 1.2K(CS21202FB13) and R444,R441 to 680(CS16802JB27) ohm to meet Acer LED Spec.
 Page39:Add EC55,EC56,EC57,EC58 22u/25V 1210(CH6224K9300) for EMI ISN solution
 Page39:Change PC147 to EC58
 Page39:Change P03 footprint QFN28-5X5-5-33P => QFN28-5X5-5-33P-SMT
 Page44:Change PQ44 PN from BA144EUAZ04 to BA001430Z49.
 Page45:Change P011 footprint qfn28-4x4-4-31p => QFN28-4X4-4-29P-SMT
 Page48:Change PQ13 PN from BA144EUAZ04 to BA001430Z49

Page:0805- PR148
 0603- PR28, PR5, PR220, PR210, PR200, PR199, PR275, PR119, PR120, PR294, PR303, PR93, PR86, PR91, PR184
 0402- PR50, PR213, PR209, PR306, PR228, PR223, PR229, PR214, PR131, PR129, PR132, PR130, PR147, PR175, PR170, PR166, PR183, PR166

PAGE	MODEL	
	FROM	TO
1	1A	
2	1A	3B
3	1A	
4	1A	
5	2A	
6	1A	
7	1A	
8	1A	
9	3A	
10	3A	
11	1A	3B
12	1A	
13	1A	
14	3A	
15	2A	
16	1A	
17	3A	3B
18	2A	
19	3A	
20	1A	
21	3A	
22	1A	
23	3A	
24	3A	
25	2A	
26	3A	
27	2A	
28	3A	
29	3A	3B
30	1A	
31	3A	
32	2A	
33	2A	
34	2A	
35	2A	3B
36	2A	
37	2A	
38	2A	
39	3A	3B
40		

MB Assy' P/N: 31ZYBMB0000/10/80

Approved by : J. C

Project :ZYB MB

Drawing by :Jason Twu

Document No.:

DATE: 2009/10/20



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Change list	1A
Date:	Tuesday, January 19, 2010	Sheet 51 of 51