


ZQP SYSTEM DIAGRAM

PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : BOT

HDMI@ ----> HDMI option
 SP@ ----> Board ID/Strap pin
 H@ ----> 家電下鄉

UMA REV : B



CHARGER (ISL88731A) PAGE 25

AMD CPU CORE (OZ8380) PAGE 27 *CPU*

1V (G5602) PAGE 29 *NB*

0.9V/DDR 1.5V (RT8207) PAGE 37

SYSTEM 5V/3V (RT8223M) PAGE 26

1.1V (G5602) PAGE 28


Discharge /Thermal protec PAGE 31

PROJECT : ZQP
 Quanta Computer Inc.

Size	Document Number	Rev
	Block Diagram	1A
Date:	Tuesday, March 15, 2011	Sheet 1 of 32

PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	ONTARIO MEM & PCIE I/F(1/3)	
4	ONTATIO DISPLAY/CLK/M(2/3)	
5	ONTARIO POWER & DECOUP(3/3)	
6	DDR3 SO-DIMM (STD=8)	
7	DDR3 SO-DIMM (STD=4)	
8	HUDSON PCIE/LPG/CPU IF(1/5)	
9	HUDSON ACPI/GPIO/USB(2/5)	
10	HUDSON SATA/BIDs(3/5)	
11	HUDSON PWR/GND(4/5)	
12	HUDSON STRAPS/PWRGD(5/5)	
13	CRT/LVDS/CCD	
14	HDMI	
15	LAN AR8152	
16	MINI PCI-E	
17	HDD /ODD	
18	CARD READER	
19	AUDIO - CONEXANT 20584	
20	AUDIO JACK CONN	
21	USB / BT /TP	
22	LED / NUT	
23	KB/FAN/TP	
24	WPCE791 /FLASH	
25	CHARGER (ISL88731A)	
26	SYSTEM 5V/3V (RT8223M)	
27	CPU CORE (OZ8380)	
28	VCCP 1.1V (G5602)	
29	+1V(G5602)	
30	DDR 1.5V (RT8207A)	
31	+1.8V/Discharge/Thermal Protection	
32	Change list	

Power Sequence




Hudson M1 SM BUS

SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDATA2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used

KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal

This page is different AMD Nile



M_A_CKE0 R150 68 4
 M_A_CKE1 R153 68 4
 Add R150/R153 for S3 issue
 01/13


0902-- change value from 1uF to 1nF



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	ONTARIO MEM & PCIE I/F(1/3)	1A
Date:	Tuesday, March 15, 2011	Sheet 3 of 32





This page is different AMD Nil



	PROJECT : ZQP		
	Quanta Computer Inc.		
	Size	Document Number	Rev
	ONTARIO POWER&DECOUP(3/3)	1A	
Date:	Tuesday, March 15, 2011	Sheet	5 of 32


0830--P/N and footprint are follow ZR7B

- +1.5V_SUS 3,5,7,22,30
- +0.75V_DDR_VTT 7,30
- +3V 4,5,7,9,10,11,12,13,14,16,18,19,22,23,24,26,27,28,29,30,31









PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A
Date:	Tuesday, March 15, 2011	Sheet 6 of 32





SM_MEM BUS ADDRESS	
SO-DIMM0	1010 000
SO-DIMM1	1010 001

BUS1_A2
DDR3-DIMM0_H=4_Standard





	PROJECT : ZQP	
	Quanta Computer Inc.	
Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A
Date:	Tuesday, March 15, 2011	Sheet 7 of 32

This page is different AMD Nil expect RTC circuit




PCIE_VDDR	11
+3V_S5	9,10,11,12,15,21,22,26
+3VPCU	13,22,23,24,25,26,31
+5VPCU	26,27,28,31


PLACE THESE PCIE AC COUPLING CAPS CLOSE TO U41



RTC



Add C606, C614, C619 for strong clock 02/15 REV:B



BG625000486


<http://hobi-elektronika.net>

INTRUDER_ALERT# Left not connected (Southbridge has 50-kohm internal pull-up to VBAT).



PROJECT : ZQP
Quanta Computer Inc.

Size: Document Number: **HUDSON PCIE/LPC/CPU IF(1/5)** Rev: 1A
 Date: Tuesday, March 15, 2011 Sheet: 8 of 32


+3V SCL0/SDATA0 is 3V tolerance AMD datasheet define it
Clock gen/Robson/TV tuner /DDR3/DDR3 thermal/Accelerometer






SB/ PWR_GOOD / VDDIO_33_5



To Azalia HD audio interface is 3.385 voltage



System PWR_OK(CLG)



This page is different AMD Nile

Add TP 01/11

Add TP 01/11

has checked with AMD FAE already--Allen

Table with 2 columns: GPIO200, GPIO199. Rows include H,H = Reserved, H,L = SPI ROM (DEFAULT), L,H = LPC ROM, L,L = FWX ROM.



SATA PORT 0,1,2,3 can support AHCI mode



PLACE SATA AC COUPLING CAPS CLOSE TO HUDSON M1




XTLVDD SATA-- SATA crystal power PLVDD_SATA-- SATA PLL POWER

PLACE SATA CAL RES VERY CLOSE TO BALL OF HUDSON M1

AVDD_SATA



This page is different AMD Nile



AMD recommend : TEMPINO / TEMPIN1 / TEMPIN2 can not maintain on floating stages when without usage. Do not care pull high or pull down.


0831--modify location

MB ID

Table with 2 columns: Component Name and GPIO Pin. Rows include CPU THERMAL, External, SB-TSI, SB8XX Hold Time, 1.2V, 1.1V, DU1/MK2, MK2.0 AMD, DU1.0 AMD, (Dis) SW, UMA, With HDMI, Without HDMI, PX4.0, PX3.0.



0831--add circuit




Modify 01/14

PROJECT : ZQP Quanta Computer Inc. Document Number HUDSON SATA/BIDs(3/5) Rev 1A Date: Tuesday, March 15, 2011 Sheet 10 of 32

This page is different AMD Nile

- +3V 4,5,6,7,9,10,12,13,14,16,18,19,22,23,24,26,27,28,29,30,31
- +1.1V 22,28,31
- +3V_S5 8,9,10,12,15,21,22,26
- +1.1V_S5 28
- AVDD_SATA 10
- VDDIO_AZ 12

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




Hudson M1		
Y14	VSSIO_SATA_1	VSS_1
Y16	VSSIO_SATA_2	VSS_2
AB16	VSSIO_SATA_3	VSS_3
AC14	VSSIO_SATA_4	VSS_4
AE12	VSSIO_SATA_5	VSS_5
AE14	VSSIO_SATA_6	VSS_6
AF9	VSSIO_SATA_7	VSS_7
AF11	VSSIO_SATA_8	VSS_8
AF13	VSSIO_SATA_9	VSS_9
AF16	VSSIO_SATA_10	VSS_10
AG8	VSSIO_SATA_11	VSS_11
AH7	VSSIO_SATA_12	VSS_12
AH11	VSSIO_SATA_13	VSS_13
AH13	VSSIO_SATA_14	VSS_14
AH16	VSSIO_SATA_15	VSS_15
AJ7	VSSIO_SATA_16	VSS_16
AJ11	VSSIO_SATA_17	VSS_17
AJ13	VSSIO_SATA_18	VSS_18
AJ16	VSSIO_SATA_19	VSS_19
A9	VSSIO_USB_1	VSS_20
B10	VSSIO_USB_2	VSS_21
K11	VSSIO_USB_3	VSS_22
B9	VSSIO_USB_4	VSS_23
D10	VSSIO_USB_5	VSS_24
D12	VSSIO_USB_6	VSS_25
D14	VSSIO_USB_7	VSS_26
D17	VSSIO_USB_8	VSS_27
E9	VSSIO_USB_9	VSS_28
F9	VSSIO_USB_10	VSS_29
F12	VSSIO_USB_11	VSS_30
F14	VSSIO_USB_12	VSS_31
F16	VSSIO_USB_13	VSS_32
C9	VSSIO_USB_14	VSS_33
G11	VSSIO_USB_15	VSS_34
F18	VSSIO_USB_16	VSS_35
H12	VSSIO_USB_17	VSS_36
H14	VSSIO_USB_18	VSS_37
H16	VSSIO_USB_19	VSS_38
H18	VSSIO_USB_20	VSS_39
J11	VSSIO_USB_21	VSS_40
J13	VSSIO_USB_22	VSS_41
J19	VSSIO_USB_23	VSS_42
K12	VSSIO_USB_24	VSS_43
K14	VSSIO_USB_25	VSS_44
K16	VSSIO_USB_26	VSS_45
K18	VSSIO_USB_27	VSS_46
H19	VSSIO_USB_28	VSS_47
Y4	VSS_48	VSS_48
EFUSE	VSS_49	VSS_49
D8	VSS_50	VSS_50
M19	VSS_51	VSS_51
VSSXL	VSS_52	VSS_52
P21	VSSIO_PCIECLK_1	VSSPL_SYS
P20	VSSIO_PCIECLK_2	
M22	VSSIO_PCIECLK_3	
M24	VSSIO_PCIECLK_4	
M26	VSSIO_PCIECLK_5	
P22	VSSIO_PCIECLK_6	
P24	VSSIO_PCIECLK_7	
P26	VSSIO_PCIECLK_8	
T20	VSSIO_PCIECLK_9	
T22	VSSIO_PCIECLK_10	
T24	VSSIO_PCIECLK_11	
V20	VSSIO_PCIECLK_12	
J23	VSSIO_PCIECLK_13	
H23	VSSIO_PCIECLK_14	
H28	VSSIO_PCIECLK_15	
AA21	VSSIO_PCIECLK_16	
AA23	VSSIO_PCIECLK_17	
AB23	VSSIO_PCIECLK_18	
AD23	VSSIO_PCIECLK_19	
AA26	VSSIO_PCIECLK_20	
W20	VSSIO_PCIECLK_21	
W21	VSSIO_PCIECLK_22	
W22	VSSIO_PCIECLK_23	
W23	VSSIO_PCIECLK_24	
W24	VSSIO_PCIECLK_25	
W25	VSSIO_PCIECLK_26	
L21	VSSIO_PCIECLK_27	
K20	VSSIO_PCIECLK_28	



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

REQUIRED STRAPS

internal have pull Hi 10K , confirm AMD ward this pull Hi not need



PCI_CLK4 CPU/NB HT Clock Selection
0 V - Reserved.
3.3 V - Required setting for integrated clock mode.
This strap is not used if the strap CLKGEN is configured for external clock generator mode.


REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM (Default)	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = FWH ROM	



DEBUG STRAPS

HUDSON-M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


	PROJECT : ZQP Quanta Computer Inc.		
	Size	Document Number HUDSON STRAPS/PWRGD(5/5)	Rev 1A
Date:	Tuesday, March 15, 2011	Sheet	12 of 32

HDMI SDVO I2C Control



HDMI HPD SENSE (HDM)

UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin




Added HDMI function
01/19 REV:B

HDMI PORT (HDM)



HDMI (HDM)

Close to HDMI Connector



EMI reserve for HDMI(EMC)

Close connector




			PROJECT : ZQP	
			Quanta Computer Inc.	
Size	Document Number			Rev
	HDMI			1A
Date:	Tuesday, March 15, 2011	Sheet	14	of 32



MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Check LED signal. (active high or low)



Debug




	PROJECT : ZQP		Rev 1A
	Quanta Computer Inc.		
Size	Document Number	MINI PCI-E card	
Date:	Tuesday, March 15, 2011	Sheet	16 of 32

SATA HDD

change HDD circuit

change CN19 DFHS22FR232 01/14




SATA HDD(HDD)


17


Modify footprint 01/13
follow ZRJ


change HDD circuit
01/14



SATA ODD



	PROJECT : ZQP Quanta Computer Inc.	
	Size	Document Number SATA-HDD/ODD/HOLE
Date: Tuesday, March 15, 2011	Sheet 17 of	32






Port Configuration

- Notes:
- Port A: Headphone jack (jack shared with S/PDIF)
 - Port B: Internal MIC (mono or stereo)
 - Port C: Microphone/LI/LO jack
 - Port D: Line Out jack (Optional)
 - Port E: Line In jack (Optional)
 - Port F: Not used.
 - Port G: Internal stereo speakers
 - Port J: Internal stereo digital mic (Optional)
 - Port H: S/PDIF (jack shared with headphone)


C10 : net PCBEEP connects with U11 by 10k ohm for AC puig in .out function.

1. The VDD_JO and VAUX_3.3 pins should be connected to same power supply domain as HDA bus controller so that the HDA controller and codec bus interface will power-up at the same time. This will avoid bus leakage issues if using HDA controller with bus pull-up strap options. See other FET option on this page if these supplies are not on same domain as HDA controller.
2. To support Wake-on-Jack, the codec VAUX_3.3 pin must be powered from a Standby supply.
3. C309, C310, C311 are optional. Do not install unless needed for EMI/SI.




	PROJECT : ZQP	
	Quanta Computer Inc.	
Size	Document Number	Rev
	CONEXANT 20584	1A
Date:	Tuesday, March 15, 2011	Sheet 19 of 32



MIC




Internal Speaker




HP




			PROJECT : ZQP	
			Quanta Computer Inc.	
Size	Document Number		Rev	
	AUDIO JACK CONN		1A	
Date:	Tuesday, March 15, 2011	Sheet	20	of 32


INT. USB(USB)




EXT. USB(USB)




BLUETOOTH V2.1 CONN(BTM)




BLUETOOTH V3.0 CONN(BTM)




	PROJECT : ZQP	
	Quanta Computer Inc.	
Size	Document Number	Rev
	USB/BT	1A
Date:	Tuesday, March 15, 2011	Sheet 21 of 32




EE RETURN-PATH CAPACITORS(EMC)



LED(UIF)




HOLE(OTH)




CPU nut PN : FBBU1001010 x 3 @ SHOLE1~3

PROJECT : ZQP Quanta Computer Inc.		
Size	Document Number	Rev
	LED/ EMI/ Screw Hole& Nut	1A
Date:	Tuesday, March 15, 2011	Sheet 22 of 32



K/B(KBC)



CPU FAN(THM)



TOUCHPAD BOARD CONN(TPD)




change P-SW connector as ZQ5 speak connector 01/10


DFFC12FR234 will be EOL by PDC , so change PN to DFFC12FR026

	PROJECT : ZQP Quanta Computer Inc.	
	Size	Document Number
KB/TP/FAN		Rev 1A
Date:	Tuesday, March 15, 2011	Sheet 23 of 32



EC(KBC)




I/O ADDRESS SETTING(KBC)




SM BUS PU(KBC)



SPI FLASH(KBC)




HWPG(KBC)




SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	APU Thermal
SM Bus 3	VGA

PALM REST THERMAL SENSOR (THM)




POWER-ON SWITCH (KBC)




PROJECT : ZQP
Quanta Computer Inc.

Size Document Number Rev 1A
WPCE791 & FLASH

Date: Tuesday, March 15, 2011 Sheet 24 of 32



	PROJECT : ZQP		Rev 1A
	Quanta Computer Inc.		
	Size	Document Number	
		Charger (ISL88731C)	
Date:	Tuesday, March 15, 2011	Sheet	25 of 32




Ven=7.23V

+5VPCU
 5 Volt +/- 5%
 TDC : 5A
 PEAK : 6.6A
 OCP : 8A
 Width : 200mil

+3VPCU
 3.3Volt +/- 5%
 TDC : 5.02A
 PEAK : 6.3A
 OCP : 7.5A
 Width : 200mil

OCP:8A
 L(ripple current)
 =(9-5)*5/(2.2u*0.4M*9)
 =2.525A
 Iocp=8-(2.525/2)=6.74A
 Vth=6.74A*14mOhm=94.32mV
 R(Ilim)=(94.32mV*10)/10uA
 ~94K

OCP:7.5A
 L(ripple current)
 =(9-3.3)*3.3/(2.2u*0.5M*9)
 ~1.9A
 Iocp=7.5-(1.9/2)=6.55A
 Vth=6.55A*14mOhm=91.7mV
 R(Ilim)=(91.7mV*10)/10uA
 ~91K



+5V_S5
 TDC : 1.88A
 PEAK : 2.5A
 Width : 80mil


+5V
 TDC : 3.08A
 PEAK : 4.1A
 Width : 120mil

+3V
 TDC : 2.48A
 PEAK : 3.3A
 Width : 100mil

+3V_S5
 TDC : 0.62A
 PEAK : 0.84A
 Width : 40mil

			PROJECT : ZQP	
			Quanta Computer Inc.	
Size	Document Number	Rev		1A
	SYSTEM 5V/3V (RT8206)			
Date:	Tuesday, March 15, 2011	Sheet	26	of 32

change PR79 to 0 ohm for EMI
02/16 REV:B




+1.1V_S5
1.1Volt +/- 5%
TDC : 3.02A
PEAK : 4A
OCP : 5A
Width : 120mil

stuff PR77 and PC51 for EMI
02/16 REV:B

TON=3.85p*RTON*Vout/(Vin-0.5)
Frequency=Vout/(Vin*TON)
TON=3.85p*1M*1/(Vin-0.5)
Frequency=1/(0.0036767)=272K
L(ripple current)
=(19-1.1)*1.1/(1u*272k*19)
~3.81A
Rth = 14mohm*(5-1.905)/20uA
=2.166K

VOUT = (1+R1/R2) * 0.75

+1.1V
TDC : 2.73A
PEAK : 3.64A
Width : 120mil

			PROJECT : ZQP	
			Quanta Computer Inc.	
Size	Document Number	Rev		
	VCCP 1.1V(UP6111A)	1A		
Date:	Tuesday, March 15, 2011	Sheet 28	of	32

change PR76 to 0 ohm for EMI
02/16 REV:B


C13

change PR169 PN from 0ohm to 430kohm for timing issue

24,30,31 MAINON

24 HWPG_1V

C14 : stuff 10k ohm





C-Test

+1V
1Volt +/- 5%
TDC : 4.3A
PEAK : 5.7A
OCP : 7A
Width : 180mil

C-Test

stuff PR164, PC126 for EMI
02/16 REV:B

$$V_{OUT} = (1 + R1/R2) * 0.75$$



C15 : change PR75 value from 3.57k to 3.65k
PR75-->4.02K for
1333MHz, 1.05V

$$TON = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * TON)$$

$$TON = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

L(ripple current)

$$= (19-1) * 1 / (1u * 272k * 19)$$

$$\sim 3.483A$$

$$R_{th} = 14mohm * (10 - 1.741) / 20uA$$

$$= 3.68Kohm$$




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	+1V(G5602)	1A

Date: Tuesday, March 15, 2011 Sheet 29 of 32

+0.75V_DDR_VTT
 TDC : 0.56A
 PEAK : 0.75A
 Width : 40mil

+SMDDR_VREF
 TDC : 0.08A
 PEAK : 0.1A
 Width : 10mil



$$V_{out} = (PR126/PR130) \times 0.75 + 0.75$$


L(ripple current)
 = (19-1.5) * 1.5 / (1.5u*400k*19)
 ~2.303A
 Vtrip= 12-1.1513*14.2mohm=0.15405V
 Rlimit= 0.154051/10uA=15.405Kohm

+1.5V
 TDC : 0.75A
 PEAK : 1A
 Width : 40mil


	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

PROJECT : ZQP
 Quanta Computer Inc.


Size	Document Number	Rev
	DDR 1.5V(TPSS1116)	1A
Date:	Tuesday, March 15, 2011	Sheet 30 of 32




Thermal protection



+1.8V
 1.8Volt +/- 5%
 TDC : 1.61A
 PEAK : 2.15A
 Width : 70mil



$$V_{out1} = (1 + R_g/R_h) * 0.5$$

		
PROJECT : ZQP Quanta Computer Inc.		
Size	Document Number	Rev
	Discharge /Thermal protection	1A
Date:	Tuesday, March 15, 2011	Sheet 31 of 32

MODEL	REV	CHANGE LIST	Page	From	To
-------	-----	-------------	------	------	----

ZQP/Q M/B	A	First Release	1	1A	3A
			2	1A	3A
			3	1A	3A

	B	<p>01.P14: Add HDMI function 02.P22: Add EC53,EC54 for EMI 03.P20: Stuff C673/C675/C671/C672 for EMI 04.P15: Stuff ESD protector at R31/R32 for EMI 05.P10: GPIO 58 define to HDMI strap pin 06.P08: Add C606,C614,C619 for strong clock 07.P20:change C673,C675,C671,C672 for EMI 08.P19:change L48,L47,L35,L34 to CX08T601000 for EMI 09.P24:No stuff SW1,stuff D1 10.P24:Add D5 on S5_ON for ESD 11.P22:LED2 change single lens(blue) 12.P08:Del C623 13.P24:Del SW1 14.P13:Del R26,R27 and add RP5 for EMI 15.P15:Add EC38,EC40,EC43,EC46 for EMI 16.P28:change PR79 to 0 ohm and stuff PR77 and PC51 for EMI 17.P29:change PR76 to 0 ohm and stuff PR164,PC126 for EMI 18.P27:stuff PR69,PC43 for EMI 19.P17:change C617,C612,C539,C540 footprint form 1206 to 0805 20.P13:Swap USB nets between L50 and PR5 21.P13:Add R33,R34 for ESD 22.P15:change C354 to CH122GK1110 for EMI 23.P22:change EC30,EC32,EC34,EC36,EC37,EC39,EC42,EC45,EC48,EC53 and stuff it for EMI 24.P26:Remove JP20,JP21,JP22,JP23 and change to short pad PR235,PR237 25.P27:Remove JP10,JP9,JP6,JP8 and change to short pad PR55,PR48,PR43,PR46,PR47,PR54,PR63,PR142,PR140 26.P28:Remove JP24,JP25 27.P29:Remove JP16,JP17 and change to short pad PR70,PR72 28.P30:Remove JP18,JP19 and change to short pad PR196,PR107 29.P22:No stuff HOLE9</p>	4	1A	3A
			5	1A	3A
			6	1A	3A
			7	1A	3A
			8	1A	3A
			9	1A	3A
			10	1A	3A
			11	1A	3A
			12	1A	3A
			13	1A	3A
			14	1A	3A
			15	1A	3A
			16	1A	3A
			17	1A	3A
			18	1A	3A
			19	1A	3A
			20	1A	3A
			21	1A	3A
			22	1A	3A
			23	1A	3A
			24	1A	3A
			25	1A	3A
			26	1A	3A
			27	1A	3A
			28	1A	3A
			29	1A	3A
			30	1A	3A
			31	1A	3A
			32	1A	3A
			33	1A	3A

	C	<p>01.P15:change RJ45 connector without LED 02.P27:change PR140,PR142 to short pad 03.P30:change PR119,PR123,PR102 to short pad 04.P26:change PR217,PR218,PR221,PR229,PR236 to short pad 05.P29:change PR76 to short pad 06.P28:change PR79 to short pad</p>	34	1A	3A
			35	1A	3A
			36	1A	3A
			37	1A	3A
			38	1A	3A
			39	1A	3A
			40	1A	3A
			41	1A	3A

	PROJECT : ZQP	
	Quanta Computer Inc.	
	Size	Document Number
CHANGE LIST - 3A		Rev 1A
Date:	Tuesday, March 15, 2011	Sheet 32 of 32