


QU1T SYSTEM BLOCK DIAGRAM



Voltage Rails

Power	Voltage	S0-S2	S3	S4	S5	Ctl Signal
VIN	19V	V	V	V	V	
5VPCU	5V	V	V	V	V	3V5V_EN
3VPCU	3V	V	V	V	V	3V5V_EN
15VPCU	15V	V	V	V	V	3V5V_EN
+3.3VALW	3V	V	V	V	V	STB_ON
+1.2VALW	1.2V	V	V	V	V	STB_ON
5VSUS	5V	V	V			SUSON
3VSUS	3V	V	V			SUSON
1.8VSUS	1.8V	V	V			SUSON
VCC5	5V	V				MAINON
VCC3	3V	V				MAINON
VCC2.5	2.5V	V				MAINON
VCC1.8	1.8V	V				MAINON
VCC1.5	1.5V	V				MAINON
VCC1.2	1.2V	V				MAINON
CPU_VDDA	2.5V	V				MAINON
VCC_NB	1.2V	V				MAINON
SMDDR_VTERM	0.9V	V				MAINON
VCC_CORE	By CPU	V				VR_ON
VCC1.1	1.1V	V				MAINON


- Page 01: Block diagram
- Page 02: System information
- Page 03: Clock generator ICS951462
- Page 04: AMD M2+ HT I/F
- Page 05: AMD M2+ DDRII MEMORY I/F
- Page 06: AMD M2+ CTRL & DEBUG
- Page 07: AMD M2+ PWR & GND
- Page 08: DDR2 SODIMM X 2
- Page 09: DDR2 Termination
- Page 10: RS690MC HT interface
- Page 11: RS690MC PCIE interface
- Page 12: RS690MC PLL & VEDIO I/F
- Page 13: RS690MC Power
- Page 14: SB600 PCIE/PCI/RTC/LPC/CPU Interface
- Page 15: SB600 ACPI/GPIO/USB/AC97
- Page 16: SB600 SATA/PATA Interface
- Page 17: SB600 POWER & Decoupling
- Page 18: SB600 Straps
- Page 19: LCD PANEL/WEBCAM
- Page 20: M92-M(PCIE I/F)
- Page 21: M92M(LVDS/RGB/HDMI/TV)
- Page 22: M92-M(MEM I/F)
- Page 23: M92-M(Thermal/STRAP/EEPROM)
- Page 24: M92-M(POWER/GND)
- Page 25: VRAM1*4(GDDR2-BGA84)
- Page 26: LAN BCM5906
- Page 27: USB
- Page 28: R5C843 PCI/1394
- Page 29: SATA HDD/ODD
- Page 30: HD_ALC262
- Page 31: MINI CARD
- Page 32: FAN/ Daughter board
- Page 33: EC ITE8512
- Page 34: ACIN
- Page 35: 5V / 3V (MAX10720)
- Page 36: DDR 1.8V(TPS51116)
- Page 37: CPU CORE (MAX8774)
- Page 38: NB 1.2V(OZ8116)
- Page 39: VDD_CORE (OZ8118)
- Page 40: 12V/ HDD(MAX15026)
- Page 41: NB CORE(OZ8116)
- Page 42: POWER MANGER DIAGRAM
- Page 43: SCREW HOLE & EMI
- Page 44: History



PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : GND
- LAYER 5 : VCC
- LAYER 6 : IN2
- LAYER 7 : GND
- LAYER 8 : BOT


PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts	CLK
NB_VGA	NA	A		
SB	AD31(INT)	NA	NA	
AC97/AZALIA	AD31	NA	B	INT
USB	AD30	NA	D	INT
R5C843	AD16	0	E/F/G	PCLK0

Power On Sequence






Put Decoupling Caps close to Clock Fen. power pin





Parallel Resonance Crystal

(8,15,23) SCLK0
(8,15,23) SDATA0



CLKREQA# CONTROL SRC5,6,7
CLKREQB# CONTROL SRC2,3,4 ATIG3
CLKREQC# CONTROL SRC0,1 ATIG0,1,2





EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation


Check AMD clock

CPU HyperTransport Interface




VDDLDRUNCPU is connected to the VDD_LDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.



Processor DDR2 Memory Interface



PLACE THEM CLOSE TO CPU WITHIN 1"










Quanta Computer Inc.

PROJECT : QUILT


Size Document Number **AMD M2+ DDR II Memory I/F** Rev B

Date: Tuesday, September 01, 2009 Sheet 5 of 44


ATHLON Control and Debug







NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.




SMBUS SLAVE ADDRESS	
ADM1032ARMZ-2RL	98 (NB)
ADM1032ARMZ-1RL	9A (CPU)



PROCESSOR POWER AND GROUND






1. This part should not contain any substances which are specified in SS-00259-1.
 2. Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.


Quanta Computer Inc.
PROJECT : QUILT


Size Document Number
DDR2 SODIMM x2






Date: Tuesday, September 01, 2009 Sheet 8 of 44



<http://mycomp.com/suix/>


























LOAD_ROM#: LOAD ROM STRAP ENABLE

High, LOAD ROM STRAP DISABLE
 Low, LOAD ROM STRAP ENABLE








Quanta Computer Inc.
PROJECT : Q11T
Size: _____ Document Number: **SB600 ACPI/GPIO/USB/AC97** Rev: B
Date: Tuesday, September 01, 2009 Sheet: 15 of 44

U20B


SB600 SB 23x23mm Part 2 of 4




PLLVDV_SATA==>54.33mA(MAX)

XTLVDD_SATA==>1.19mA(MAX)

AVDD_SATA==>244.622mA(MAX)




SATA Power




SERIAL ATA

SERIAL ATA POWER




SPI ROM



HW MONITOR



AVDD==>0mA(AVG)/0.19mA(MAX)




12/21 ADD R122 for HW Lose



$$V_{out} = 0.8(1 + R1/R2)$$

$$= 0.8(1 + 10K/20K)$$


$$= 1.2V$$



SB600 SB 23x23mm Part 3 of 4


A25	VDDQ_1	A1
A28	VDDQ_2	A20
C29	VDDQ_3	A21
D24	VDDQ_4	A29
L21	VDDQ_5	B1
M5	VDDQ_6	B7
P3	VDDQ_7	B25
P9	VDDQ_8	C21
T5	VDDQ_9	C22
V9	VDDQ_10	C24
W2	VDDQ_11	D6
W6	VDDQ_12	E24
W21	VDDQ_13	F2
W29	VDDQ_14	F23
AA12	VDDQ_15	G1
AA16	VDDQ_16	J1
AA19	VDDQ_17	J8
AC4	VDDQ_18	L6
AC23	VDDQ_19	L8
AD23	VDDQ_20	M9
AE1	VDDQ_21	M12
AE9	VDDQ_22	M15
AE23	VDDQ_23	M18
AH29	VDDQ_24	N13
AJ2	VDDQ_25	N17
AJ6	VDDQ_26	P1
AJ28	VDDQ_27	P21
	VDDQ_28	P21
	VDD_1	R12
M13	VDD_2	R15
M17	VDD_3	R18
N12	VDD_4	T6
N15	VDD_5	T9
N19	VDD_6	T9
R13	VDD_7	U13
R17	VDD_8	U17
U12	VDD_9	V3
U15	VDD_10	V8
U18	VDD_11	V12
V13	VDD_12	V15
V17	VDD_13	V18
	VDD_14	V21
	VDD_15	V42
A2	S5_3.3V_1	V9
A7	S5_3.3V_2	Y29
F1	S5_3.3V_3	AA11
J5	S5_3.3V_4	AA14
J7	S5_3.3V_5	AA18
K1	S5_3.3V_6	AC6
	S5_1.2V_1	AC24
G4	S5_1.2V_2	AD9
H1	S5_1.2V_3	AD23
H2	S5_1.2V_4	AE3
H3	S5_1.2V_5	AE27
	USB_PHY_1.2V_1	AG6
A18	USB_PHY_1.2V_2	AJ1
B19	USB_PHY_1.2V_3	AJ25
B20	USB_PHY_1.2V_4	AJ29
B21	USB_PHY_1.2V_5	
	PCIE_VSS_1	D27
	PCIE_VSS_2	D28
	PCIE_VSS_3	D29
	PCIE_VSS_4	G23
	PCIE_VSS_5	G24
	PCIE_VSS_6	G25
	PCIE_VSS_7	H27
	PCIE_VSS_8	J23
	PCIE_VSS_9	J26
	PCIE_VSS_10	J28
	PCIE_VSS_11	K27
	PCIE_VSS_12	L22
V29	PCIE_VSS_13	L23
V28	PCIE_VSS_14	L24
V27	PCIE_VSS_15	L27
V26	PCIE_VSS_16	L28
V25	PCIE_VSS_17	M21
V24	PCIE_VSS_18	M24
V23	PCIE_VSS_19	M27
V22	PCIE_VSS_20	N27
V21	PCIE_VSS_21	N28
T29	PCIE_VSS_22	P22
T28	PCIE_VSS_23	P24
T27	PCIE_VSS_24	P25
T24	PCIE_VSS_25	P26
T21	PCIE_VSS_26	
P27	PCIE_VSS_27	

REQUIRED STRAPS




	AC_SDOUT	PCICLK4	PCICLK6	PCLK_R5C843	PCLK_DBC
				PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	DEFAULT	

DEBUG STRAPS




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

BACKLIGHT CONTROL




LCD CONNECTOR


19



PANEL VCC CONTROL (LCD INRUSH CURRENT=3A)




TO INVERTER POWER




(21) GPU_LVDS_DAT	R289	0	LVDS_DAT	R285	0	NB_LVDS_DAT (12)
(21) GPU_LVDS_CLK	R288	0	LVDS_CLK	R284	0	NB_LVDS_CLK (12)
(21) GPU_TXLOUT0-	R454	0	TXLOUT0-	R262	0	NB_TXLOUT0- (12)
(21) GPU_TXLOUT0+	R456	0	TXLOUT0+	R257	0	NB_TXLOUT0+ (12)
(21) GPU_TXLOUT1-	R450	0	TXLOUT1-	R266	0	NB_TXLOUT1- (12)
(21) GPU_TXLOUT1+	R452	0	TXLOUT1+	R264	0	NB_TXLOUT1+ (12)
(21) GPU_TXLOUT2-	R445	0	TXLOUT2-	R270	0	NB_TXLOUT2- (12)
(21) GPU_TXLOUT2+	R448	0	TXLOUT2+	R268	0	NB_TXLOUT2+ (12)
(21) GPU_TXUOUT0-	R453	0	TXUOUT0-	R263	0	NB_TXUOUT0- (12)
(21) GPU_TXUOUT0+	R455	0	TXUOUT0+	R258	0	NB_TXUOUT0+ (12)
(21) GPU_TXUOUT1-	R449	0	TXUOUT1-	R267	0	NB_TXUOUT1- (12)
(21) GPU_TXUOUT1+	R451	0	TXUOUT1+	R265	0	NB_TXUOUT1+ (12)
(21) GPU_TXUOUT2-	R444	0	TXUOUT2-	R271	0	NB_TXUOUT2- (12)
(21) GPU_TXUOUT2+	R447	0	TXUOUT2+	R269	0	NB_TXUOUT2+ (12)
(21) GPU_TXLCLKOUT-	R461	0	TXLCLKOUT-	R254	0	NB_TXLCLKOUT- (12)
(21) GPU_TXLCLKOUT+	R463	0	TXLCLKOUT+	R251	0	NB_TXLCLKOUT+ (12)
(21) GPU_TXUCLKOUT-	R460	0	TXUCLKOUT-	R255	0	NB_TXUCLKOUT- (12)
(21) GPU_TXUCLKOUT+	R462	0	TXUCLKOUT+	R252	0	NB_TXUCLKOUT+ (12)
(21) GPU_TXLOUT3-	R439	0	TXLOUT3-	R276	0	NB_TXLOUT3- (12)
(21) GPU_TXLOUT3+	R441	0	TXLOUT3+	R272	0	NB_TXLOUT3+ (12)
(21) GPU_TXUOUT3-	R440	0	TXUOUT3-	R277	0	NB_TXUOUT3- (12)
(21) GPU_TXUOUT3+	R442	0	TXUOUT3+	R273	0	NB_TXUOUT3+ (12)

CAMERA POWER



FOR EMI WEB CAM MODULE



Change from p8 to p7 on 6/18

Delete R360, R651, shorten the trace of pin4, 5, 6 on CN3
 1. Delete R360, R651 because Webcam use USB channel instead of DMIC for sound signal.
 2. Shorten the trace of pin4, 5, 6 to earth to avoid EMI test fail caused by Antenna Effect.
 --new add on 8/26

{11} PCIE_TXP[15..0] << PCIE_TXP[15..0]
{11} PCIE_TXN[15..0] << PCIE_TXN[15..0]


{11} PCIE_RXP[15..0] >> PCIE_RXP[15..0]
{11} PCIE_RXN[15..0] >> PCIE_RXN[15..0]

U17A

PART 1 OF 7

P
C
I
-
E
X
P
R
E
S
S


I
N
T
E
R
F
A
C
E



(3) PCIE_REFCLKP >> PCIE_REFCLKP
(3) PCIE_REFCLKN >> PCIE_REFCLKN


(14,31) PCIE_RST# >> PCIE_RST#

Clock
 Calibration
 SM Bus
 NC_SMB_DATA
 NC_SMBCLK
 PERSTB




M92-M+ Quantat AJ072800T16
M82-M AJ070700T13

Lenovo AJ072800T17
AJ070700T12




Quanta Computer Inc.
PROJECT : QILT

Size	Document Number	Rev
	M82-M PCI-E	B
Date:	Wednesday, November 25, 2009	Sheet 20 of 44




DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R
MVREF Voltage	0.9V	1.28V

0.5*VDDQ 0.713*VDDQ


Quanta Computer Inc.
 PROJECT : QU1T

Size	Document Number	Rev B
	M82-M MEMORY I/F	
Date:	Wednesday, November 25, 2009	Sheet 22 of 44

STRAP




CONFIGURATION STRAPS

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	
			M7e	M7c
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7xM6xM)	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MIXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82-S)	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[3:11:9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X


HDCP FUNCTION

W#	HDCP
0	Enable
1	Disable

EEPROM



Thermal Sensor




M86 DDR2 Memory Aperture size



Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Hynix (400MHz)	256M	1	1	1	1
Samsung (400MHz)	256M	1	1	1	0

M82 DDR2 Memory Aperture size






Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Hynix (500MHz)	512M	1	1	0	1
Samsung (500MHz)	512M	1	0	1	1

Fine-tune Power-on sequence











Channel A-1





D8-D15
D16-D23



Channel B-1




D56-D63
D48-D55



Quanta Computer Inc.
PROJECT : QULT



























Size Document Number
VRAM_1 GDDR2 BGA84













Date: Tuesday, September 01, 2009 1 Sheet 25 of 44



VDDC+AVDLL+GPHY_PLLVDD+PCIE_VDD+PCIE_PLLVDD==>375mA

AVDD+VDDP+XTALVDD+BIASVDD==>90mA






FOR EMI CHANGE CAP
 ADD F15, F16, F17
 -> new add on 12/23



500mA




ES1
 UDIO4=GND : MMC
 Controller Disable
 R600 => N/A
 Shield to GND
 R5C837-->INTE# Pin115
 R5C833-->INTF# Pin116

Note:

MDIO#	SD/MMC SD_CD#	MS MS_INS	XD XD_CD#
MDIO00			
MDIO01			
MDIO02			
MDIO03	SD_WP#		
MDIO04	SD_PWR0		
MDIO05	SD_PWR1		
MDIO06	SD_LED#		
MDIO07	SD_EXTCK		
MDIO08	SD_CMD	MS_BS	
MDIO09	SD_CLK	MS_CLK	
MDIO10	SD_DAT0	MS_DAT0	XD_DAT0
MDIO11	SD_DAT1	MS_DAT1	XD_DAT1
MDIO12	SD_DAT2	MS_DAT2	XD_DAT2
MDIO13	SD_DAT3	MS_DAT3	XD_DAT3
MDIO14	XD_DAT4		
MDIO15	XD_DAT5		
MDIO16	XD_DAT6		
MDIO17	XD_DAT7		
MDIO18	XD_DAT8		
MDIO19	XD_CLE		
MDIO20	XD_ALE		


MDIO00	7	8
MDIO01	5	6
MDIO02	3	4
MDIO03	1	2
MDIO04	7	8
MDIO05	5	6
MDIO06	3	4
MDIO07	1	2
MDIO08	7	8
MDIO09	5	6
MDIO10	3	4
MDIO11	1	2
MDIO16	7	8
MDIO14	5	6
MDIO13	3	4
MDIO15	1	2
MDIO19	7	8
MDIO18	5	6
MDIO17	3	4
MDIO12	1	2

CLOSED CHIP




AS CLOSE AS POSSIBLE TO
 1394 CONNECTOR.

R5C837-->Pin94, pin95, pin101, pin100 NC
 R5C833-->Add 833 PLL could support 50Mhz SD




60 mils



For S-ATA HDD POWER




SATA HDD CONNECTOR





SATA ODD CONNECTOR








Mini Card (WLAN)



Mini Card (TV Card)




TV ANTENNA CONNECTOR ANT. CONNECTOR



FAN CONN




G994=> ON
=> NA
G995=> NA
=> ON




2009/5/5

G994=> ON
=> NA
G995=> NA
=> ON


Delete fan speed control IC U11 because HDD FAN is cost down already, and also delete surrounding parts
->new add on 8/26



Layout Note: Place all capacitors close to IT8512.











Layout Note: net "3VPCU" and "RTC_VCC" minimum trace width 12mils.







Note 1: Since all GPIO belong to VSTBY power domain, and there are some special considerations below. (1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GAZ0. (2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.




Note 2: (1) Each input pin should be driven or pulled. (2) Each output-drain output pin should be pulled.



Layout Note: 32.768kHz clock lines: a. If possible, please avoid using any through-holes. b. Please make the trace length short, and the trace width wide enough. c. The spacing to the closest neighbor should be wide enough.




Layout Note: Place R471, R498, R534 within 500mils from SP1 Flash. Place R557 within 500mils from R534; R520 within 500mils from R498 and R570 within 500mils from R471.




Touchkey_PWR# is low active pin behavior New add on 6/9

Touch strip board behavior new add on 7/20 Finger approaches the proximity sensor --> All LED on Press button --> Turn off LED of corresponding button Release button --> Turn off LED of corresponding button Finger moved off the proximity sensor --> All LED off



ACIN




+1.1V



MINI CARD POWER



<http://mycomp.su/xl>




max : 7A
OCP: 10A

max : 4A
OCP : 10A

NTMS4873Rdson=18mOhm
+5VPCU OCP:9A 400K
L(ripple current)
=(19-5)*5/(2.2u*400k*19)
~4.18A
Iocp=9-(4.18/2)-6.91A
Vth=6.91A*18mOhm=124.3mV
R(ILim)=(124.3mV*10)/5uA
~270K

NTMS4873 Rdson=18mOhm
+3VPCU OCP:7A 500K
L(ripple current)
=(19-3.3)*3.3/(3.3u*500k*19)
~1.65A
Iocp=7-(1.65/2)-6.175A
Vth=6.175A*18mOhm=111.15mV
R(ILim)=(111.15mV*10)/5uA
~226K



FOR DDR II
 VDDQSET=0.75V, Vo=1.82V
 1.8VSUS adjustable


NTMFS4946Rdson=3.8~4.6mOhm


$$L(\text{ripple current}) = (19-1.8) \cdot 1.8 / (1.5u \cdot 400k \cdot 19) \approx 2.72A$$


$$4.6m \cdot (12 - (2.72/2)) = RILIM \cdot 10uA$$

$$RILIM = 5.11K$$

$$((10u \cdot R67) / Rdson) + (\Delta I / 2) = I_{ocp}$$







(41) 1.2V_PG

(14,33,34,35,36,39,40,41) MAINON

(35,37) MAIND1_2


MAX: 2.3A
OCP: 10A

(37) CPU_COREPG
(41) 1.2V_PG

(33)

Quanta Computer Inc.
PROJECT : QUIT

Size	Document Number	Rev
	FANLEDISwitch	B
Date:	Thursday, November 19, 2009	Sheet
		38 of 44



MAX: 5A
OCP: 10A

M86 TABLE


PR228: 82.5K
PR229: 226K
PR230: 374K

VID[1:0]		
VID1	VID0	
0	0	1.1V
0	1	1.0V
1	0	0.95V
1	1	0.9V



M92 TABLE


PR228: 71.5K
PR229: 154K
PR230: 340K

VID[1:0]		
VID1	VID0	
0	0	1.2V
0	1	1.1V
1	0	1.0V
1	1	0.9V



Change PC144 footprint and add part CC73304M229 for ISN improved solution-->8/18






MAX: 2.8A
OCP: 10A


NB_CORE TABLE













PR283: 76.8k
PR286: 57.6k
PR287: 154k


NBCOREEN	NBCORE (V)
0	1.2V
1	1.0V


Quanta Computer Inc.
 PROJECT : QUIT

Size	Document Number	Rev
	FANLEDISwitch	B
Date:	Tuesday, September 01, 2009	Sheet 41 of 44






Quanta Computer Inc.
 PROJECT : QUIT
 Date: Tuesday, September 01, 2009 Sheet 43 of 44
 Size Document Number Rev B
SCREW HOLE & EMI

A Stage:Base on QUL Rev. P Schematics to modify.

- 1. IP 24)Change R130, R134 footprint from 0603 to 1206-->new add on 5/13
- 2. IP 27)Add Touch Panel USB interface connector-->new add on 5/13
- 3. IP 33)Add Multi-Media Board I2C interface connector-->new add on 5/13
- 4. IP 30)Add Busbar Connector-->new add on 5/13
- 5. IP 14, P 35)change PC0 and PC11 package by FOMER request-->new add on 5/13
- 6. IP 27)del R112,R110,R111,R109,R61,R57,R50,R56,R27,R28,R25,R26-->new add on 5/13
- 7. IP 26)Change U43 Surge IC-->new add on 5/13
- 8. IP 35)PR128 change to 36K -->new add on 5/13
- 9. IP 34)U1 change footprint from (dc3k-26c-0238-r06-5p-v) to (dc3k-26c-0238-r06-5p-v)-->new add on 5/13
- 10 IP 13)Modify CAMERA POWER-->new add on 5/13
- 11 IP 32) Modify CAMERA ROT RET-->new add on 5/13
- 12 IP 34) add PC13 ,PC14 by power request-->new add on 5/13
- 13 IP 24) Change C184 to 0603 type, US PIN4,5,12,13 connect to GND-->new add on 5/13
- 14 IP 13) add Touch_Key_per circuit to control touch strip board power-->new add on 6/4
- 15 IP 13) Add R699,R697 to select TV or touch panel use USB port7-->new add on 6/8
- 16 IP 27) Add I99,I48,I74,C82 and DEL 33 to support touch panel using USB port7,9-->new add on 6/9
- 17 IP 34) Add PC205,PC207 to reserve I2M issue--> new add on 6/13
- 18 IP 27)Add Touch PANEL LED RH reserved circuit--> new add on 6/16
- 19 IP 27)USE REVERSE MATRIX CIRCUIY-->new add and/16
- 20 IP 35)Add PC206,PC208 for I2M issue reserve-->new add on 6/16
- 21 IP 35)Change layer PC101,PC08,PC09,PC03,PR113 to TOP layer-->new add on 6/17
- 22 IP 15,19,27)Update for USB port 7 to selection with TV and CCD and ports,9 use to Touch screen port -->new add on 6/18

B Stage:Base on QUIT A stage Schematics to modify.

- 1.Pag.16 PR161 , PC23 , PC24 delete-->new add on 7/24
- 2.Pag.16 PC196 , PC197 delete , PC198 change to 560u/2.5v-->new add on 7/24
- 3.Pag.17 PC191 , PC179 delete , PC181 , PC183 change to 560u/2.5v-->new add on 7/24
- 4.Pag.18 PC148 delete , PC162 change to 560u/2.5v-->new add on 7/24
- 5.Pag.19 PC105 , PC107 , PC119 delete , PC102 change to 560u/2.5v-->new add on 7/24
- 6.Pag.40 12V PWR circuit NA , add 12V 500 circuit. -->new add on 7/24
- 7.Pag.41 RB_C088 circuit NA -->new add on 7/24
- 8.PC020 , PC204 , PC185 , PC184 , PC113 , PC110 , PC113 , PC132 , PC137 Quanta P/W change to CH104K5207 -->new add on 7/24
- 9.Pag.40 Change power rail from RB_C088 to UCL12-->new add on 7/24
- 10.Pag.34 Remove PC205,PC207 and add C973304M239 PC233-->8/18
- 11.Pag.40 Change PC144 footprint and add part C973304M239--8/18
- 12.Pag.35 NA PC101 -->8/18
- 13.Pag.12 NA C189,C191,07 for coat down-->8/26
- 14.Pag.13 Add reserved power plan RB_C088-->8/26
- 15.Pag.14 Change R699 to R3059-->new add on 8/26
- 16.Pag.19 Delete R340,R651,shorten the trace of pin4,5,6 on CH3-->new add on 8/26
- 17.Pag.10 Delete U10 M.P amplifier, connect INPUT1 to INPUT2, INPUT1 to INPUT_21-->new add on 8/26
- 18.Pag.32 DEL C557,C564,C556,R345,R347,R354,R353,R356,Q23,U11,C085 for fan coat down-->new add on 8/26

C Stage:Base on QUIT B stage Schematics to modify.

- 1.Pag.27 add U41,U42,U33,U36 For SPD issue-->new add 11/15
- 2.Pag.10 add C874,C875,R671,R672,R717,R718 ,PR161,PR189 connect NPOUT_L1 to NPOUTL,NPOUT_R1 to NPOUTR-->new add 11/18

http://mycomp.su/xl