



SA1A BLOCK DIAGRAM

AMD Turion 64 & Sempron / RS690T / SB600



PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : VCC
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : GND
- LAYER 6 : BOT



LAYOUT: Place bypass cap on topside of board




NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS PLACE CLOSE TO VLDT0 POWER PINS



PROCESSOR HYPERTRANSPORT INTERFACE

VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



		PROJECT : SA1A Quanta Computer Inc.	
		Size P Date: Thursday, January 31, 2008	Document Number ATHLON64 HT I/F
Sheet 3 of 39			


Notes for the SODIMM locations:
 DIMMA = Far = Bottom
 DIMMB = Near = Top

Processor DDR2 Memory Interface

VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD_VTT_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE


CPU_VTT_SUS_SENSE should be routed as 10mils and 10mils spacing from any adjacent signals in X, Y, Z directions.

for +0.9V_DDR_VTT feedback




Place Capacitors for +0.9V_CPU_M_VREF_SUS < 1" from the RS690. +0.9V_CPU_M_VREF_SUS trace length < 6", trace width > 15mils and 20mils spacing from any adjacent signals in X, Y, Z directions.




KEEP TRACE TO RESISTORS LESS THAN 1.5" FROM CPU PIN



BOTTOMSIDE DECOUPLING



DECOUPLING BETWEEN PROCESSOR AND DIMMs
PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND


PROJECT : SA1A
Quanta Computer Inc.


Size: Custom Document Number: **ATHLON64 PWR & GND** Rev: **3A**







Date: Thursday, January 31, 2008 Sheet: 6 of 39

Change Part Number












		PROJECT : SA1A Quanta Computer Inc.	
		Size P Document Number RS690T-HT LINK0 I/F	Rev 3A
Date: Thursday, January 31, 2008		Sheet 7 of 39	






NOTE: ACCESS TO STRAP_DATA and I2C_CLK PINS IS MANDATORY.





	PU by internal	PD by external
DFT_GPIO0	Side-Port Memory Disable	Side-Port Memory Enable (Default)
DFT_GPIO1	Bypassing EEPROM, use default values (Default)	Using EEPROM Strapping
DFT_GPIO[4:2]	Set PCI-E GPP mode to Conf. E	Select PCI-E GPP mode
DFT_GPIO5	Use default values (Default)	Use the memory data bus for debug bus output



POWER

AE24	VDD_HT1	D1	VDDA_12_1
AE24	VDD_HT2	G7	VDDA_12_2
AE25	VDD_HT3	E2	VDDA_12_3
AD22	VDD_HT4	E1	VDDA_12_4
AD22	VDD_HT5	D2	VDDA_12_5
AE23	VDD_HT6	M9	VDDA_12_6
AD23	VDD_HT7	B1	VDDA_12_7
		F4	VDDA_12_8
		D3	VDDA_12_9
		L9	VDDA_12_10
		E6	VDDA_12_11
		AD3	VDDA_12_12
		M1	VDDA12_PKG1
		L11	VDDC_1
		L13	VDDC_2
		L15	VDDC_3
		R15	VDDC_4
		M14	VDDC_5
		N11	VDDC_6
		N13	VDDC_7
		M15	VDDC_8
		H11	VDDC_9
		P12	VDDC_10
		P14	VDDC_11
		R11	VDDC_12
		R13	VDDC_13
		A19	VDDC_14
		B19	VDDC_15
		J11	VDDC_16
		J14	VDDC_17
		P17	VDDC_18
		L17	VDDC_19
		J19	VDDC_20
		D20	VDDC_21
		C20	VDDC_22
		B9	VDDC_23
		A9	VDDC_24
		D9	VDDC_25
		C9	VDDC_26
		A4	VDDC_27
		L12	VDDC_28
		L15	VDDC_29
			VDDC_30
			VDDC_31
			VDDC_32

RS690T Rev. A1.2



GROUND


A25	VSS1	IM3	VSSA1
F11	VSS2	P9	VSSA2
D23	VSS3	G6	VSSA3
G3	VSS4	E5	VSSA4
Y23	VSS5	AD1	VSSA5
P11	VSS6	A1	VSSA6
R24	VSS7	H1	VSSA7
AC18	VSS8	J2	VSSA8
M15	VSS9	C3	VSSA9
J22	VSS10	H3	VSSA10
G23	VSS11	AA3	VSSA11
J12	VSS12	AA3	VSSA12
L14	VSS13	J6	VSSA13
L12	VSS14	L7	VSSA14
L14	VSS15	F1	VSSA15
L20	VSS16	L6	VSSA16
L23	VSS17	M2	VSSA17
M11	VSS18	M6	VSSA18
M20	VSS19	J3	VSSA19
M23	VSS20	P6	VSSA20
M25	VSS21	T1	VSSA21
N12	VSS22	N3	VSSA22
N14	VSS23	R9	VSSA23
B7	VSS24	R6	VSSA24
D25	VSS25	R6	VSSA25
G24	VSS26	T2	VSSA26
AA14	VSS27	L3	VSSA27
H12	VSS28	L6	VSSA28
AC22	VSS29	W6	VSSA29
R23	VSS30	Y4	VSSA30
C4	VSS31		
Y12	VSS32		
T23	VSS33		
T25	VSS34		
V11	VSS35		
R17	VSS36		
R14	VSS37		
H23	VSS38		
	VSS39		
	VSS40		
	VSS41		
	VSS42		
	VSS43		
	VSS44		
	VSS45		
	VSS46		
	VSS47		
	VSS48		
	VSS49		
	VSS50		
	VSS51		
	VSS52		
		AC12	VSS66
		AC10	VSS65
		V14	VSS64
		W17	VSS62
		AB19	VSS63
		AE18	VSS61
		AE14	VSS60
		IM13	VSS59
		AA7	VSS58
		D4	VSS57
		F17	VSS56
		AC6	VSS55
		A23	VSS54
		M17	VSS53

RS690T Rev. A1.2


PROJECT : SA1A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RS690T-POWER	3A
Date:	Thursday, January 31, 2008	Sheet 10 of 39

Bit Swap




Place R504 to close to U5.





Place This CAP near to SDRAM with 0.2".


256-Mbit DDR2 16Mbit*16(4bank)





for turn off side port function.



Local Frame Buffer(64MB) DDRII Power





MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions



PROJECT : SA1A
Quanta Computer Inc.

Size: Custom Document Number: **RS690T-SIDE PORT I/O** Rev: **3A**
 Date: Thursday, January 31, 2008 Sheet: 11 of 39








PROJECT : SA1A
 Quanta Computer Inc.


Size: Custom
 Document Number: **DDR2 SODIMMS: A/B CHANNEL**
 Date: Thursday, January 31, 2008
 Rev: **3A**


Sheet 12 of 39

(4,12) DDR_A_MA[0..15] DDR A MA[0..15]
(4,12) DDR_A_BS[0..2] DDR A BS[0..2]

(4,12) DDR_B_MA[0..15] MEM_MB_ADD[0..15]
(4,12) DDR_B_BS[0..2] DDR B BS[0..2]











REQUIRED STRAPS

15K internal PU for RTC_CLK
 ,External PU/PD is not required.
 SB600 has 15K internal PD for AC_SDOUT






Net Name	AC_SDOUT	CLK_PCI_DOCK	CLK_PCI_PCCARD	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8	H, H = PCI ROM	Default
PULL LOW	IGNORE DEBUG STRAPS	USE EXT. 48MHZ	CPU IF=P4	L, H = LPC ROM	L, L = FWH ROM




B04 Requirement from AMD.

Memory Vendor	LBF_ID2	LBF_ID1	LBF_ID0
Hynix	0	0	0
Qimonda	0	0	1
Samsung	0	1	0







B06
Change P/N


A13
C-test-Del
Del-R302, R300, R308, R294
Del-C398, C392, C403, C390


(9) HDMI_CTRLCLK
(9) HDMI_CTRLDATA
+5V
F2
POLY SWITCH 1.1A
R539 BLM18G330SN1D
R440 *120.6
C407 *1U/10V/X5R_4
*10U/10V/X5R_8

A14
C-test-120//120=60 Ohm
EC C-12

LAYOUT must support
connectors from JAE,
Molex, and Acon



LANCELOT



		PROJECT : SA1A Quanta Computer Inc.	
		Size Custom Document Number HDMI CONNECTOR	Date: Thursday, January 31, 2008 Sheet 19 of 39





CRT PORT

ESD PORTECTION







for 93C56 used. NC if 93C46 is used.



BLOCK A is only for RTL8101E application.



	10/100M	1G
R14 R15 R16 R17	ASM	NoASM




PROJECT : SA1A
Quanta Computer Inc.

Size Custom	Document Number LAN(REALTEK 8101E)	Rev 3A
Date: Thursday, January 31, 2008	Sheet 21	of 39

T : Stuffed for RTL8111B(10/100/1000)

E : Stuffed for 8101E(10/100)



these CAP are for LAN CHIP LANVCC pins--C834, C382, C373 and C34.placement close lanchip

these CAP are for LAN CHIP LAN_A3.3 pins--C14 and C379.placement close lan chip

these cap are for lan chip LAN_A1.8 pins--C15, C16, C17 and C18. placement close chip

these cap are for lan chip LAN_E1.8 pins, such as C381 and C383. placement close lan chip

these cap are for lan chip LAN_D1.5 pins-- C385,C387,C380,C378,C31,C32,C33,C35,13,C386. placement close lanchip

Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q23	Q24
RTL8111B	Need	Need
RTL8101E	N/A	N/A

PROJECT : SA1A
Quanta Computer Inc.

Size Custom	Document Number	Rev
LAN POWER		3A
Date:	Thursday, January 31, 2008	Sheet 22 of 39



Note:

SP0	SD/MMC	MS	XD
SP1	SD	WP	XD CD#
SP2			XD CD#
SP3	SD	CD#	
SP4			XD D4
SP5		MS BS	XD D5
SP6	SD	DAT1 MS D1	XD D3
SP7	SD	DAT0 MS D0	XD D6
SP8	SD	DAT7 MS D2	XD D2
SP9		MS INS#	
SP10	SD	DAT6 MS D3	XD D7
SP11	SD	CLK MS SCLK	XD D1
SP12	SD	DAT5	XD D0
SP13	SD	DAT4	XD WP#
SP14			XD R/#
SP15	SD	DAT3	XD WE#
SP16	SD	DAT2	XD RE#
SP17			XD ALE
SP18			XD CE#
SP19			XD CLE



7 IN 1 CARD-READER (PUSH-PUSH)
Support SD/MS/xD/SM/RS-MMC/MMC/miniSD Cards











SP0	R233	56 4	SM CD#
SP1	R190	56 4	XD CD#
SP2	R181	56 4	SD WP
SP3	R170	56 4	SD CD#
SP4	R213	56 4	XD D4
SP5	R220	56 4	XD D5/MS BS
SP6	R222	56 4	SD DAT1/XD D3/MS D1
SP7	R209	56 4	SD DAT0/XD D6/MS D0
SP8	R225	56 4	SD DAT7/XD D2/MS D2
SP9	R228	56 4	MS INS#
SP10	R204	56 4	MS D3/SD DAT6/XD D7
SP11	R219	56 4	XD D1/SD CLK/MS SCLK
SP12	R237	56 4	SD DAT5/XD D0
SP13	R240	56 4	SD DAT4/XD WP#
SP14	R248	56 4	XD R/#
SP15	R231	56 4	SD DAT3/XD WE#
SP16	R235	56 4	SD DAT2/XD RE#
SP17	R241	56 4	XD ALE
SP18	R243	56 4	XD CE#
SP19	R242	56 4	XD CLE




PROJECT : SA1A
Quanta Computer Inc.


Size Custom Document Number **REALTEK RTS5158** Rev **3A**

Date: Thursday, January 31, 2008 Sheet 23 of 39








For MDC Module





TO RJ11/USB PORT





A18 C-tets-Modify

MiniCard connector 2




A18 C-tets-Modify


B07 Connector to WLAN_RF_OFF#












PROJECT : SA1A
Quanta Computer Inc.


Size Custom Document Number **MINI PCI-E Card** Rev **3A**
 Date: Thursday, January 31, 2008 Sheet 26 of 39




SATA CONNECTOR











FINGERPRINT CONNECTOR



A20
C-test-Change P/N





M0	R460	4.7K	4
M1	R459	4.7K	4
M2	R458	4.7K	4
M3	R427	10K	4
M4	R447	10K	4
M5	R448	10K	4
M6	R463	10K	4
M7	R457	10K	4
M8	R425	10K	4
M9	R203	10K	4



PROJECT : SALA
Quanta Computer Inc.




Size	Document Number	Rev
Custom	KBC-IT8502	3A
Date:	Thursday, January 31, 2008	Sheet 30 of 39

TOUCHPAD SWITCH CONN





<http://hobi-elektronika.net>





KEYBOARD



LED INDICATOR



WIRELESS LED



31



Reserve for EMI

EC68	220P/25V/NPO 4	+3.3V
EC69	220P/25V/NPO 4	MX6
EC70	220P/25V/NPO 4	MX5
EC71	220P/25V/NPO 4	MX4
EC72	220P/25V/NPO 4	MX3
EC73	220P/25V/NPO 4	MX2
EC74	220P/25V/NPO 4	MX1
EC75	220P/25V/NPO 4	MX0
EC76	220P/25V/NPO 4	MY5
EC77	220P/25V/NPO 4	MX7
EC78	220P/25V/NPO 4	VSAT

EC C-14
EC68-EC78 close to CN2


SWITCH/Volume central BOARD

NEWCARD




1.35A need 60 mil 3V_NEWCARD



A08 C-test-Change



0.75A need 30~40 mil 1.5V_NEWCARD





A08 C-test-Add





1.35A need 60 mil

0.75A need 30~40 mil




A24
10/29 Change to 65W



C1
12/28 Change footprint to
DCJK-2DC-G213X200-V-SA7

Place these CAPS
close to FETs



ADP TYPE	PR143	P/N
65W	178K/F_4	CS41782FB11
90W	11K/F_4	CS31102FB11

CELL_SLT = 1 -- 3 S (Cells = GND 3S)
CELL_SLT = 0 -- 4 S (Cells = VDD 4S)

A22 Ramp-PQ4 P/N Change to PQ7

PROJECT : SA1A
Quanta Computer Inc.

Docu
Custom
CHARGER

Date: Tuesday, February 05, 2008 Sheet 33 of 39

Rev
3A


TON: 5V / 3.3V
 GND = 400 / 500KHz
 REF = 400 / 300KHz
 VCC = 200 / 300KHz

+5Volt +/- 5%
 Countinue current:7.5A
 OCP minimum:10A

+3.3Volt +/- 5%
 Countinue current:7.5A
 OCP minimum:10A

$V_{out} = 0.7(Ra + Rb) / Rb$
Rb around 49.9k

$I_{lim} * MOSFET (RDSON) = V_{ILIM} (mV) / 10$
 $V_{ILIM} (mV) = 5uA * R_{ILIM}$






+5V
5A
S0-S1


+5VSUS
4A
S0-S3

+3V
5.76A
S0-S1


PROJECT : SA1A
Quanta Computer Inc.

Size Custom	Document Number 3V/5V/10V /15V	Rev 3A
Date: Thursday, January 31, 2008	Sheet 34 of 39	






OCP=45A
VCC_CORE
35A / 1.05V





PROJECT : SA1A
Quanta Computer Inc.


Size Custom	Document Number CPU VCC CORE	Rev 3A
Date:	Tuesday, February 05, 2008	Sheet 37 of 39




C-test-Del +1.2V_SUS



A27
C-test-Add +1.2V_S5




C-test-reserve 4A



- A01. For EMI reserve but no stuff.
- A02. Reference AMD demo circuit don't add capacitor.
- A03. ADM suggest by pass directly, for single core and dure core start-up issue.
- A04. ADM suggest by pass HDMI_DET directly for TMDS directly.
- A05. Change CN22 Pin connection.
- A06. Change Power rail.
- A07. Change KBSMI# to new GPIO for S/W request.
- A08. Add New-Card power controll Pin.
- A09. Modify STRAP Pin setting.
- A10. Solve Start-up "FF" issue.
- A11. Change Power rail.
- A12. Use +15V let Q10 turn-on fully.
- A13. Base on AMD suggest and Demo circuit don't connection those parts.
- A14. AMD suggest use 60 Ohm Res , so we use 120//120=60 Ohm.
- A15. Modify by Realtek suggestion for power saving.
- A16. Change Power soucer by Realtek suggestion.
- A17. Del capacitor by Realtek suggestion for signal loading capacitor.
- A18. Modify Pin define for common design.
- A19. Solve some ODD can't detection issue.
- A20. Change ESD component P/N.
- A21. Change EC net to correct function.
- A22. Del PC17, PC18 and change PR35 ,PR36 to slove battery learnning can't discharge issue.
- A23. Change Resistor 65W charge setting.
- A24. Modify P/N for common design.
- A25. Change by Power for fine tune some part's volume or footprint.
- A26. Change power circuit for power budget and slove leakge issue.
- A27. Change Power rail.
- A28. For EMI reserve.

- B-01 / Page 2 / Add Cap for AMD suggestion.
- B-02 / Page 9 / USB performance
- B-03 / Page 9 / Change Value for AMD suggestion to PASS HDMI test.
- B-04 / Page 16 / Requirement from AMD.
- B-05 / Page 18 / Change value to solve HDMI issue.
- B-06 / Page 19 / Change to FDV301N to solve HDMI issue.
- B-07 / Page 26 / Connector to WLAN_RF_OFF#.
- B-08 / Page 31 / Delete.
- B-09 / Page 33 / Add for EMI suggestion.
- B-10 / Page 37 / Add for EMI suggestion.
- B-11 / Page 2 / Reserve for EMI suggestion.

- EC C-01 / Page 5,10 / ADD EMI solution
- EC C-02 / Page 5 / The PWM output do not need a series 100K and a 0.1u cap. So R378 change to 0 ohm , C534 remove Cap.
- EC C-03 / Page 9,14,15 / Insert 10K resistor for ESD.
- EC C-04 / Page 14 / Change to non-insert.
- EC C-05 / Page 20 / Change Resistor from 2.2K to 4.7K.
- EC C-06 / Page 20 / Change Resistor from 2.2K to 6.8K.
- EC C-07 / Page 20 / Change to non-insert.
- EC C-08 / Page 31 / Change to non-insert for ESD.
- EC C-09 / Page 33 / Add PD14 for Power plug issue.
- EC C-10 / Page 33 / Insert 100K for Battery charger issue.
- EC C-11 / Page 37 / PQ29 Change TO PQ28 , PQ30 Change TO PQ31 for EMI.
- EC C-12 / Page 19 / Base on AMD requirement we will change R539 to CX8PG330007 , Change R540 to non-insert.(Change FAI stage).
- EC C-13 / Page 09 / Insert 100K for HDMI hot plug issue(Change FAI stage).
- EC C-14 / Page 31 / Change Capacitor from 0.1U to 220P for EMI(Change FAI stage).
- EC C-15 / Page 24 / C461,C460,C459,C458 change to ASM(Change FAI stage).
- EC C-16 / Page 14 / R391 change to ASM(Change FAI stage).
- EC C-17 / Page 24 / R498 change to ASM(Change FAI stage).

		PROJECT : SA1A	
		Quanta Computer Inc.	
Size	Document Number	Rev	
Custom	Change Notice	3A	
Date:	Thursday, January 31, 2008	Sheet	39 of 39