

MODEL NAME : *QBR00*

PCB NO : *LA-8341P*

BOM P/N : *TBD*

Compal Confidential

Voyager MLK

Schematic Document

Rev: A00

2012-02-16

@ : Nopop Component


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
Cover Sheet		
Size	Document Number	Rev
	LA-8341P	1.0
Date	Friday, March 02, 2012	Sheet 1 of 71



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1 (SSI)
1	0.2 (PT)
2	0.3 (Pre-ST)
3	0.4 (ST)
4	1.0 (QT)
5	
6	
7	

USB PORT#	DESTINATION
0	JUSB1(USB3.0 P1)
1	JUSB2(USB3.0 P2)
2	JUSB3(USB3.0 P3)
3	JUSB4(USB3.0 P4)
4	JMINI1 (WLAN)
5	JMINI2 (DMC)
6	JESATA
7	IR SENSOR
8	Bluetooth
9	AlienFX/ELC
10	None
11	eDP CAMERA
12	LVDS CAMERA
13	VPK K/B


POWER STATES

State	Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0		HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF		LOW	HIGH		HIGH	LOW	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF		LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF		LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM TABLE

State	power plane	+1.5V	+5VS +3VS +1.8VS +1.5VS +0.75VS +3VMXM +5VMXM +VCCP +VCCSA +VCC_CORE +1.5V_CPU_VDDQ
S0	ON	ON	ON
S3	ON	ON	OFF
S5 S4/AC	ON	OFF	OFF
S5 S4/AC don't exist	OFF	OFF	OFF

Symbol Note :



CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	None	CLKOUTFLEX0	None
	CLKOUT_PCIE1	10/100/1G LAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	MINI CARD-2 DMC	CLKOUTFLEX2	None
	CLKOUT_PCIE3	MINI CARD-1 WLAN	CLKOUTFLEX3	None
	CLKOUT_PCIE4	CARD READER		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
CLKOUT_PEG_A	MXM			

CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC
PCI2	80port debug card
PCI3	None
PCI4	None

Power plane	Voltage
+3VALW +3V_PCH +3VS +3VMXM	3.3V

SATA	DESTINATION
SATA0	HDD2
SATA1	HDD1
SATA2	ODD
SATA3	mSATA
SATA4	ESATA
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100/1G LAN
Lane 2	MINI CARD-2 DMC
Lane 3	MINI CARD-1 WLAN
Lane 4	CARD READER
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
Notes List			
File	Document Number	Rev	
	LA-8341P	1.0	
Date:	Friday, March 02, 2012	Sheet	3 of 71

Connector Location	Source	Strap pin setting									
JUSB1	1st PERICOM	U628 P13EQX7502 X76_Pericom@ SA000056E0L	R12 4.7K_0402_5%~D	R53 4.7K_0402_5%~D	R25 4.7K_0402_5%~D	R49 4.7K_0402_5%~D	R337 4.7K_0402_5%~D	R413 4.7K_0402_5%~D	R412 4.7K_0402_5%~D	R1828 D3.3K_0402_5%~D	
	2nd PARADE	U628 PS8710B X76_Parade@ SA00004VQ00	R12 4.7K_0402_5%~D	R53 4.7K_0402_5%~D	R25 4.7K_0402_5%~D	R49 4.7K_0402_5%~D	R337 4.7K_0402_5%~D	R413 4.7K_0402_5%~D	R412 4.7K_0402_5%~D	R1828 3.3K_0402_5%~D	
	3rd ASMedia	U628 ASM1464 X76_AsmMedia@ SA000054400	R12 4.7K_0402_5%~D	R53 4.7K_0402_5%~D	R25 4.7K_0402_5%~D	R49 4.7K_0402_5%~D	R337 D2K_0402_5%~D	R413 0_0402_5%~D	R412 0_0402_5%~D	R1828 4.7K_0402_5%~D	

BOM Control	POP	NC
1st PERICOM	X76_Pericom@	@
2nd PARADE	X76_Parade@	@
3rd ASMedia	X76_AsmMedia@	@


0224 note-
 1, QT build only use Pericom.
 2, Parade need to wait for the new revision.
 3, Need to got DM permission, then can use Asmedia.

Connector Location	Source	Strap pin setting									
JUSB2	1st PERICOM	U629 P13EQX7502 X76_Pericom@ SA000056E0L	R47 4.7K_0402_5%~D	R81 4.7K_0402_5%~D	R46 4.7K_0402_5%~D	R67 4.7K_0402_5%~D	R314 4.7K_0402_5%~D	R415 4.7K_0402_5%~D	R414 4.7K_0402_5%~D	R1833 D3.3K_0402_5%~D	
	2nd PARADE	U629 PS8710B X76_Parade@ SA00004VQ00	R47 4.7K_0402_5%~D	R81 4.7K_0402_5%~D	R46 4.7K_0402_5%~D	R67 4.7K_0402_5%~D	R314 4.7K_0402_5%~D	R415 4.7K_0402_5%~D	R414 4.7K_0402_5%~D	R1833 D3.3K_0402_5%~D	
	3rd ASMedia	U629 ASM1464 X76_AsmMedia@ SA000054400	R47 4.7K_0402_5%~D	R81 4.7K_0402_5%~D	R46 4.7K_0402_5%~D	R67 4.7K_0402_5%~D	R314 D2K_0402_5%~D	R415 0_0402_5%~D	R414 0_0402_5%~D	R1833 4.7K_0402_5%~D	



Connector Location	Source	Strap pin setting									
JUSB3	1st PERICOM	U630 P13EQX7502 X76_Pericom@ SA000056E0L	R192 4.7K_0402_5%~D	R120 4.7K_0402_5%~D	R187 4.7K_0402_5%~D	R105 4.7K_0402_5%~D	R343 4.7K_0402_5%~D	R420 4.7K_0402_5%~D	R419 4.7K_0402_5%~D	R1834 D3.3K_0402_5%~D	
	2nd PARADE	U630 PS8710B X76_Parade@ SA00004VQ00	R192 4.7K_0402_5%~D	R120 4.7K_0402_5%~D	R187 4.7K_0402_5%~D	R105 4.7K_0402_5%~D	R343 4.7K_0402_5%~D	R420 4.7K_0402_5%~D	R419 4.7K_0402_5%~D	R1834 D3.3K_0402_5%~D	
	3rd ASMedia	U630 ASM1464 X76_AsmMedia@ SA000054400	R192 4.7K_0402_5%~D	R120 4.7K_0402_5%~D	R187 4.7K_0402_5%~D	R105 4.7K_0402_5%~D	R343 D2K_0402_5%~D	R420 0_0402_5%~D	R419 0_0402_5%~D	R1834 4.7K_0402_5%~D	

Connector Location	Source	Strap pin setting									
JUSB4	1st PERICOM	U631 P13EQX7502 X76_Pericom@ SA000056E0L	R197 4.7K_0402_5%~D	R183 4.7K_0402_5%~D	R196 4.7K_0402_5%~D	R182 4.7K_0402_5%~D	R344 4.7K_0402_5%~D	R424 4.7K_0402_5%~D	R421 4.7K_0402_5%~D	R1835 D3.3K_0402_5%~D	
	2nd PARADE	U631 PS8710B X76_Parade@ SA00004VQ00	R197 4.7K_0402_5%~D	R183 4.7K_0402_5%~D	R196 4.7K_0402_5%~D	R182 4.7K_0402_5%~D	R344 4.7K_0402_5%~D	R424 4.7K_0402_5%~D	R421 4.7K_0402_5%~D	R1835 D3.3K_0402_5%~D	
	3rd ASMedia	U631 ASM1464 X76_AsmMedia@ SA000054400	R197 4.7K_0402_5%~D	R183 4.7K_0402_5%~D	R196 4.7K_0402_5%~D	R182 4.7K_0402_5%~D	R344 D2K_0402_5%~D	R424 0_0402_5%~D	R421 0_0402_5%~D	R1835 4.7K_0402_5%~D	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		USB3.0 Config setting	
Size	Document Number	LA-8341P	
		Rev	1.0
Date:	Friday, March 02, 2012	Sheet	4 of 71



18 DMI_CRX_PTX_N0	DMI_CRX_PTX_N0	B27	DMI_RX#0]
18 DMI_CRX_PTX_N1	DMI_CRX_PTX_N1	B25	DMI_RX#1]
18 DMI_CRX_PTX_N2	DMI_CRX_PTX_N2	A25	DMI_RX#2]
18 DMI_CRX_PTX_N3	DMI_CRX_PTX_N3	B24	DMI_RX#3]
18 DMI_CRX_PTX_P0	DMI_CRX_PTX_P0	B28	DMI_RX[0]
18 DMI_CRX_PTX_P1	DMI_CRX_PTX_P1	B26	DMI_RX[1]
18 DMI_CRX_PTX_P2	DMI_CRX_PTX_P2	A24	DMI_RX[2]
18 DMI_CRX_PTX_P3	DMI_CRX_PTX_P3	B23	DMI_RX[3]
18 DMI_CTX_PRX_N0	DMI_CTX_PRX_N0	G21	DMI_TX#0]
18 DMI_CTX_PRX_N1	DMI_CTX_PRX_N1	E22	DMI_TX#1]
18 DMI_CTX_PRX_N2	DMI_CTX_PRX_N2	F21	DMI_TX#2]
18 DMI_CTX_PRX_N3	DMI_CTX_PRX_N3	D21	DMI_TX#3]
18 DMI_CTX_PRX_P0	DMI_CTX_PRX_P0	G22	DMI_TX[0]
18 DMI_CTX_PRX_P1	DMI_CTX_PRX_P1	D22	DMI_TX[1]
18 DMI_CTX_PRX_P2	DMI_CTX_PRX_P2	F20	DMI_TX[2]
18 DMI_CTX_PRX_P3	DMI_CTX_PRX_P3	C21	DMI_TX[3]
18 FDI_CTX_PRX_N0	FDI_CTX_PRX_N0	A21	FDI0_TX#0]
18 FDI_CTX_PRX_N1	FDI_CTX_PRX_N1	H19	FDI0_TX#1]
18 FDI_CTX_PRX_N2	FDI_CTX_PRX_N2	E19	FDI0_TX#2]
18 FDI_CTX_PRX_N3	FDI_CTX_PRX_N3	F18	FDI0_TX#3]
18 FDI_CTX_PRX_N4	FDI_CTX_PRX_N4	B21	FDI0_TX#4]
18 FDI_CTX_PRX_N5	FDI_CTX_PRX_N5	C20	FDI0_TX#5]
18 FDI_CTX_PRX_N6	FDI_CTX_PRX_N6	D18	FDI0_TX#6]
18 FDI_CTX_PRX_N7	FDI_CTX_PRX_N7	E17	FDI0_TX#7]
18 FDI_CTX_PRX_P0	FDI_CTX_PRX_P0	A22	FDI0_TX[0]
18 FDI_CTX_PRX_P1	FDI_CTX_PRX_P1	G19	FDI0_TX[1]
18 FDI_CTX_PRX_P2	FDI_CTX_PRX_P2	E20	FDI0_TX[2]
18 FDI_CTX_PRX_P3	FDI_CTX_PRX_P3	G18	FDI0_TX[3]
18 FDI_CTX_PRX_P4	FDI_CTX_PRX_P4	B20	FDI0_TX[4]
18 FDI_CTX_PRX_P5	FDI_CTX_PRX_P5	C19	FDI0_TX[5]
18 FDI_CTX_PRX_P6	FDI_CTX_PRX_P6	D19	FDI0_TX[6]
18 FDI_CTX_PRX_P7	FDI_CTX_PRX_P7	F17	FDI0_TX[7]
18 FDI_FSYNCO	FDI_FSYNCO	J18	FDI0_FSYNCO
18 FDI_FSYNC1	FDI_FSYNC1	J17	FDI0_FSYNC1
18 FDI_INT	FDI_INT	H20	FDI_INT
18 FDI_LSYNCO	FDI_LSYNCO	J19	FDI0_LSYNCO
18 FDI_LSYNC1	FDI_LSYNC1	H17	FDI0_LSYNC1
EDP_COM	EDP_COM	A18	eDP_COMPIO
EDP_HPD#	EDP_HPD#	B16	eDP_ICOMPO
EDP_AUXP	EDP_AUXP	C15	eDP_AUX
EDP_AUXN	EDP_AUXN	D15	eDP_AUX#
EDP_TX0P	EDP_TX0P	C17	eDP_TX[0]
EDP_TX1P	EDP_TX1P	F16	eDP_TX[1]
EDP_TX2P	EDP_TX2P	C16	eDP_TX[2]
EDP_TX3P	EDP_TX3P	G15	eDP_TX[3]
EDP_TX0N	EDP_TX0N	C18	eDP_TX#0]
EDP_TX1N	EDP_TX1N	E16	eDP_TX#1]
EDP_TX2N	EDP_TX2N	D16	eDP_TX#2]
EDP_TX3N	EDP_TX3N	F15	eDP_TX#3]

PEG_ICOMPI	J22	PEG_COMP
PEG_ICOMPO	J21	
PEG_RCOPM0	H22	
PEG_RX#0]	K33	PEG GTX C HRX N0 CC1 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N0
PEG_RX#1]	M35	PEG GTX C HRX N1 CC2 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N1
PEG_RX#2]	L34	PEG GTX C HRX N2 CC3 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N2
PEG_RX#3]	L35	PEG GTX C HRX N3 CC4 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N3
PEG_RX#4]	J32	PEG GTX C HRX N4 CC5 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N4
PEG_RX#5]	H34	PEG GTX C HRX N5 CC13 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N5
PEG_RX#6]	H31	PEG GTX C HRX N6 CC6 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N6
PEG_RX#7]	G33	PEG GTX C HRX N7 CC7 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N7
PEG_RX#8]	G30	PEG GTX C HRX N8 CC8 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N8
PEG_RX#9]	F35	PEG GTX C HRX N9 CC9 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N9
PEG_RX#10]	E34	PEG GTX C HRX N10 CC10 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N10
PEG_RX#11]	E32	PEG GTX C HRX N11 CC11 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N11
PEG_RX#12]	D33	PEG GTX C HRX N12 CC12 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N12
PEG_RX#13]	D31	PEG GTX C HRX N13 CC14 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N13
PEG_RX#14]	B33	PEG GTX C HRX N14 CC15 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N14
PEG_RX#15]	C32	PEG GTX C HRX N15 CC16 1 2 0.22u 0.402 16V7K-D PEG GTX HRX N15
PEG_RX[0]	J33	PEG GTX C HRX P0 CC17 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P0
PEG_RX[1]	L35	PEG GTX C HRX P1 CC18 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P1
PEG_RX[2]	K34	PEG GTX C HRX P2 CC19 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P2
PEG_RX[3]	L35	PEG GTX C HRX P3 CC20 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P3
PEG_RX[4]	H32	PEG GTX C HRX P4 CC21 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P4
PEG_RX[5]	G34	PEG GTX C HRX P5 CC22 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P5
PEG_RX[6]	G31	PEG GTX C HRX P6 CC23 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P6
PEG_RX[7]	F33	PEG GTX C HRX P7 CC24 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P7
PEG_RX[8]	F30	PEG GTX C HRX P8 CC25 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P8
PEG_RX[9]	E35	PEG GTX C HRX P9 CC26 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P9
PEG_RX[10]	E33	PEG GTX C HRX P10 CC27 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P10
PEG_RX[11]	F32	PEG GTX C HRX P11 CC28 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P11
PEG_RX[12]	D34	PEG GTX C HRX P12 CC29 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P12
PEG_RX[13]	E31	PEG GTX C HRX P13 CC30 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P13
PEG_RX[14]	C33	PEG GTX C HRX P14 CC31 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P14
PEG_RX[15]	B32	PEG GTX C HRX P15 CC32 1 2 0.22u 0.402 16V7K-D PEG GTX HRX P15
PEG_TX#0]	M29	PEG HTX GRX N0 CC33 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N0
PEG_TX#1]	M32	PEG HTX GRX N1 CC34 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N1
PEG_TX#2]	M31	PEG HTX GRX N2 CC35 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N2
PEG_TX#3]	L32	PEG HTX GRX N3 CC36 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N3
PEG_TX#4]	L29	PEG HTX GRX N4 CC37 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N4
PEG_TX#5]	K31	PEG HTX GRX N5 CC38 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N5
PEG_TX#6]	K28	PEG HTX GRX N6 CC39 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N6
PEG_TX#7]	J30	PEG HTX GRX N7 CC40 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N7
PEG_TX#8]	J28	PEG HTX GRX N8 CC41 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N8
PEG_TX#9]	H29	PEG HTX GRX N9 CC42 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N9
PEG_TX#10]	G27	PEG HTX GRX N10 CC43 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N10
PEG_TX#11]	E29	PEG HTX GRX N11 CC44 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N11
PEG_TX#12]	D28	PEG HTX GRX N12 CC45 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N12
PEG_TX#13]	D26	PEG HTX GRX N13 CC46 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N13
PEG_TX#14]	F26	PEG HTX GRX N14 CC47 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N14
PEG_TX#15]	E25	PEG HTX GRX N15 CC48 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX N15
PEG_TX[0]	M28	PEG HTX GRX P0 CC49 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P0
PEG_TX[1]	M33	PEG HTX GRX P1 CC50 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P1
PEG_TX[2]	M30	PEG HTX GRX P2 CC51 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P2
PEG_TX[3]	L31	PEG HTX GRX P3 CC52 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P3
PEG_TX[4]	L28	PEG HTX GRX P4 CC53 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P4
PEG_TX[5]	K30	PEG HTX GRX P5 CC54 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P5
PEG_TX[6]	K27	PEG HTX GRX P6 CC55 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P6
PEG_TX[7]	J29	PEG HTX GRX P7 CC56 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P7
PEG_TX[8]	J27	PEG HTX GRX P8 CC57 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P8
PEG_TX[9]	H28	PEG HTX GRX P9 CC58 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P9
PEG_TX[10]	G28	PEG HTX GRX P10 CC59 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P10
PEG_TX[11]	E28	PEG HTX GRX P11 CC60 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P11
PEG_TX[12]	D27	PEG HTX GRX P12 CC61 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P12
PEG_TX[13]	D27	PEG HTX GRX P13 CC62 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P13
PEG_TX[14]	E26	PEG HTX GRX P14 CC63 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P14
PEG_TX[15]	D25	PEG HTX GRX P15 CC64 1 2 0.22u 0.402 16V7K-D PEG HTX C GRX P15

Intel(R) FDI
PCI EXPRESS* - GRAPHICS

Near MXM Connector


TYCO_2134146-3_IVYBRIDGE-D

0811: Need to check with ME connector list



Link CIS OK



Trace length Max is 500 mils



HPD Inversion for eDP



PEG_ICOMPI and RCOPM0 signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROCESSOR(1/6) DMI,FDI,PEG

LA-8341P


Rev 1.0

Friday, March 02, 2012

Sheet 5 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Need to confired
when Intel spec release.



DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B



DG 0.7 Figure 57 RC124=1K

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PROCESSOR(3/6) DDRIII



LA-8341P

Rev 1.0


Friday, March 02, 2012

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


PROCESSOR(4/6) RSVD,CFG

LA-8341P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

POWER

JCPU1F CONN@



94A

+VCC_CORE

8.5A

+VCCP

OC34

OC35

OC36

OC37

OC38

OC39

OC40

OC41

OC42

OC43

OC44

OC45

OC46

OC47

OC48

OC49

OC50

OC51

OC52

OC53

OC54

OC55

OC56

OC57

OC58

OC59

OC60

OC61

OC62

OC63

OC64

OC65

OC66

OC67

OC68

OC69

OC70

OC71

OC72

OC73

OC74

PEG AND DDR

VCCIO1

VCCIO2

VCCIO3

VCCIO4

VCCIO5

VCCIO6

VCCIO7

VCCIO8

VCCIO9

VCCIO10

VCCIO11

VCCIO12

VCCIO13

VCCIO14

VCCIO15

VCCIO16

VCCIO17

VCCIO18

VCCIO19

VCCIO20

VCCIO21

VCCIO22

VCCIO23

VCCIO24

VCCIO25

VCCIO26

VCCIO27

VCCIO28

VCCIO29

VCCIO30

VCCIO31

VCCIO32

VCCIO33

VCCIO34

VCCIO35

VCCIO36

VCCIO37

VCCIO38

VCCIO39

VCCIO40

VCCIO41

VCCIO42

VCCIO43

VCCIO44

CORE SUPPLY

SVID

VCCIO45

VCCIO46

VCCIO47

VCCIO48

VCCIO49

VCCIO50

VCCIO51

VCCIO52

VCCIO53

VCCIO54

VCCIO55

VCCIO56

VCCIO57

VCCIO58

VCCIO59

VCCIO60

VCCIO61

VCCIO62

VCCIO63

VCCIO64

VCCIO65

VCCIO66

VCCIO67

VCCIO68

SENSE LINES

VCCIO69

VCCIO70

VCCIO71

VCCIO72

VCCIO73

VCCIO74

VCCIO75

VCCIO76

VCCIO77

VCCIO78

VCCIO79

VCCIO80

VCCIO81

VCCIO82

VCCIO83

VCCIO84

VCCIO85

VCCIO86

VCCIO87

VCCIO88

VCCIO89



VCCIO90

VCCIO91

VCCIO92

VCCIO93

TYCO_2134146-3_IVBRIDGE-D



Note: Place the PU resistors close to CPU 300 - 1500mils

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

PROCESSOR(5/6) PWR,BYPASS

LA-8341P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	PROCESSOR(5/6) PWR,BYPASS		Rev 1.0
	Document Number	LA-8341P	
Date: Friday, March 02, 2012	Sheet 9	of 71	



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"), THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


PROCESSOR(6/6) PWR,VSS

Document Number: **LA-8341P**



Date: Friday, March 02, 2012 Sheet 11 of 71

- 6.14 DDR_B_DQS[0..7] <<<
- 6.14 DDR_B_DQS[0..7] <<<
- 6.14 DDR_B_DQ[0..63] <<<
- 6.14 DDR_B_MA[0..15] <<<

Layout Note:
Place near JDIMM



Layout Note:
Place near JDIMM.203,204



Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket

SA1	SA0	
0	1	DIMM1
1	1	DIMM2
0	0	DIMM3
1	0	DIMM4

JDIMM2 (H8)A6
JDIMM1 (H4)A2
JDIMM3 (H5.2)A0
JDIMM4 (H9.2)A4

CPU

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

File	DDR3 DIMMB		Rev	1.0
Size	Document Number	LA-8341P		
Date	Friday, March 02, 2012	Sheet	13	of 21





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

- 6.11 DDR_A_DQS#0..7
- 6.11 DDR_A_DQS#0..7
- 6.11 DDR_A_D#0..63
- 6.11 DDR_A_MA#0..15

Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204



SA1	SA0	
0	1	DIMM1
1	1	DIMM2
0	0	DIMM3
1	0	DIMM4

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File: DDRIII DIMM


Size: Document Number LA-8341P

Rev: 1.0

Date: Friday, March 02, 2012 Sheet: 14 of 21


JDIMM2 (H8) A6
JDIMM1 (H4) A2

CPU
JDIMM3 (H5.2) A0
JDIMM4 (H9.2) A4




Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket

Layout Note:
Place near JDIMM2



Layout Note:
Place near JDIMM4.203, 204



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

File: **DDR3 DIMM**

Size: Document Number **LA-8341P**

Rev: 1.0


Date: Friday, March 02, 2012 Sheet 15 of 21






DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		MXMIII Connector A	
Size	Document Number	LA-8341P	
Date:	Friday, March 02, 2012	Sheet	16 of 74

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




RTC Battery










- SPI BIOS Pinout**
- | | |
|---------|-----------|
| (1) CS# | (5) DIO |
| (2) DO | (6) CLK |
| (3) WP# | (7) HOLD# |
| (4) GND | (8) VCC |

SPI ROM FOR ME (8MByte)



8/16
Change to 8Mbyte to achieve win8 request.




DELL CONFIDENTIAL/PROPRIETARY

		<p>Compal Electronics, Inc.</p>	
		<p>Title: PCH (1/8) SATA,HDA,SPI, LPC</p>	<p>Rev: 1.0</p>
<p>Size: LA-8341P</p>	<p>Document Number: LA-8341P</p>	<p>Date: Friday, March 02, 2012</p>	<p>Sheet: 17 of 71</p>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"), THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

0811: Intel request DDPB can not support eDP



DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

PCH (3/8) DMI,FDI,PM,GFX,DP

LA-8341P

Date: Friday, March 02, 2012 Sheet: 19 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

PCH (4/8) PCI, USB, NVRAM

File: LA-8341P
 Size: Document Number
 Date: Friday, March 02, 2012
 Sheet: 20 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

High: CRT Plugged




GPIO28

On-Die PLL Voltage Regulator
This signal has a weak internal pull up
★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




PCH_GPIO37

FDI TERMINATION VOLTAGE OVERRIDE
★ LOW - Tx, Rx terminated to same voltage (DC Coupling Mode)







GPIO27

PCH_GPIO27 (Have internal Pull-High)
★ High: VCCVRM VR Enable
Low: VCCVRM VR Disable



SATA2GP/GPIO36

When Used as SATA2GP/SATA3GP for Mechanical Presence detect
- Use a weak external pull-up (150K-200K ohms) to Vcc3_3
★ check list Rev 1.0




Layout note:
Trace wide 10mil & length 30mil
All NCTF pins should have thick traces at 45° from the pad.


DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc. PCH (5/8) GPIO, CPU, MISC	
		Title Document Number LA-8341P	Rev 1.0
Date: Friday, March 02, 2012		Sheet: 21	of: 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADFLA	1.05	0.08
VccADPLL	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06




DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.		
Title PCH (6/8) PWR		
Size	Document Number LA-8341P	Rev 1.0
Date	Friday, March 02, 2012	Sheet 22 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.			
PCH (8/8) VSS			
LA-8341P			
Date:	Friday, March 02, 2012	Sheet	24 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Rev 1.0

CPU & MXM SW for EDP




INy_AEQ# (y=1, 2), Automatic RX equalization enable
 L: Disable input automatic equalization
 H: Enable input automatic equalization



INy_PEQ# (y = 1, 2), Programmable input equalization level setting
 L: Low EQ setting (LEQ), default
 H: High EQ setting (HEQ)
 M: No EQ

CFG_OUTPUT: output configuration
 L: Output is tracking DPCD register setting (auto interception)
 H: Output swing level fixed at 600mV and no pre-emphasis
 M: Output swing level is fixed at 400mV and no pre-emphasis



CFG_HPDP, HPD switching configuration
 L: HPD is switched by SW_ML
 H: HPD is switched by SW_AUX
 M: HPD is switched with overlap

MXM_MFG_SEL	GPU Source
0	NVIDIA
1	ATI

AUX_SEL/SEL1&2	Chanel	Source
0	A	CPU
1	B	MXM

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		eDP SW- GPU & CPU	
Size	Document Number	LA-8341P	
Date	Friday, March 02, 2012	Sheet	25 of 71


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

eDP POWER

W=60mils




Iny_AEQ# (y=1, 2), Automatic RX equalization enable
 L:Disable input automatic equalization
 H:Enable input automatic equalization




Iny_PEQ# (y = 1, 2), Programmable input equalization level setting
 L:Low EQ setting (LEQ), default
 H:High EQ setting (HEQ)
 M:No EQ

CFG_OUTPUT# output configuration
 L:Output is tracking DPCD register setting (auto interception)
 H:Output swing level fixed at 600mV and no pre-emphasis
 M:Output swing level is fixed at 400mV and no pre-emphasis




CFG_HPDP, HPDP switching configuration
 L:HPDP is switched by SW_ML
 H:HPDP is switched by SW_AUX
 M:HPDP is switched with overlap

Back light power




Inverter power



FDC654P: P CHANNEL
 Panel backlight power control by EC


CPU/GPU & 4028 SW for DPB

4028



AUX_SEL/SEL1&2	Chanel	Source
0	A	4028
1	B	CPU/MXM

CPU/MXM




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
eDP SW- 4028 & eDP CONN
 Title: LA-8341P
 Size: Document Number
 Date: Friday, March 02, 2012 Sheet 28 of 71

IPEX 200905041E 011G-D
 Link Done

SEL	Y
L	GPU
H	PCH

STDP6038 SW STDP4028 PCH/GPU AUX for LVDS



SEL=LOW B1, GPU
SEL=HIGH B2, PCH

SEL	Y
L	STDP4028
H	Panel MUX

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title: **LVDS SW- 1 to 2 & GPU/PCH**


Size: Document Number **LA-8341P** Rev 1.0

Date: Friday, March 02, 2012 Sheet 27 of 71


LCD Backlight Selector





LCD DDC Selector




LCD POWER



PCH/GPU MUX & 6038 MUX SW for LVDS



LVDS Conn.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title: **LVDS SW- 6038/SYSTEM & CONN**


Size: Document Number **LA-8341P** Rev 1.0

Date: Friday, March 02, 2012 Sheet 28 of 71

VGA SW for PCH / GPU




DELL CONFIDENTIAL/PROPRIETARY




Title		Compal Electronics, Inc.	
Size		CR SW	
Date		Friday, March 02, 2012	
Document Number		LA-8341P	
Sheet		29 of 71	
Rev		1.0	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




9/2 the circuit for Si-beam

DMC_DISP_CAB_DET	DMC_card
0	Cavium
1	Si-beam



PCH/GPU AUX&LANE SW for DPB






SW_ML/I2C_ADDR	Chanel	Source
0	IN1	GPU
1	IN2	PCH


PIN46: CFG_HPD (Internal pull-down 150K), Currently setting : HPD is switched by SW_ML pin.

PS8321
 INy_PEQ1=
 L: Low EQ setting (LEQ), default
 H: High EQ setting (HEQ)
 M: No EQ
 INy_AEQ# (y=1, 2) =:
 L: Enable input automatic equalization
 H: Disable input automatic equalization

CFG_OUTPUT =:
 L: Output is tracking DPCD register setting (auto interception)
 H: Output swing level fixed at 600mV and no pre-emphasis
 M: Output swing level is fixed at 400mV and no pre-emphasis




MXM_MFG_SEL	GPU Source
0	NVIDIA
1	ATI



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
HDMI SW for DMC
LA-8341P
 Date: Friday, March 02, 2012 Sheet 32 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Can not place large capacitor to prevent pulse happened when LVDS power switch off/on

AVDD_RPLL pin10 C610 0.1uF to AVSS_RPLL pin7

Close to respective power Pins

27MHz_10PF_7V2700050-D

U637 NL175217DFT2G_SOT353-D

U637 NL175217DFT2G_SOT353-D

C227 0.1uF 0.402 25V6K-D

STPD6038AC_P0FF128_20X14-D

2Mbit SPI ROM



16Kbit NVRAM

2KBit

Link Done (pin 19) plugging in 5V

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. (PUBLISHED). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		HDMI input - STPD6038	
File	Document Number	LA-8341P	
Date: Friday, March 06, 2014	Sheet	35	of 71














PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. (P0811). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.


LVDS transfer eDP-STDP4028

LA-8341P

Date: Friday, March 02, 2012 Sheet 34 of 71




DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.	
GLAN AR8151 AL1A	
LA-8341P	Rev 1.0
Friday, March 02, 2012	Sheet 35 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Layout note:
Please place below components on moat between A GND and D GND.
(R119, R147, R155, R157, R158, R164)



Card Reader/B CONN



Speaker amp impedance of JBL is 4 ohm.






High-Pass Filter, 16dB, Av=6.3V/V



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






		Compal Electronics, Inc.	
		Speaker AMP / CardReader B conn	
File	Document Number	Rev	
Size	LA-8341P	1.0	
Date	Friday, March 02, 2012	Sheet	37 of 71



EN	CAD	STATUS
0	0	LowPower
1	1	LowPower
1	0	Active
1	1	LowPower

HDD Redriver

9/1 pin18 pull-down




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.			
SATA HDD1 & HDD2			
LA-8341P	Rev 1.0		
Friday, March 02, 2012	Sheet 38	of 71	


ODD power




Place caps. near ODD CONN.



SATA ODD Conn.




Link Done




- 1, Host generate Low pulse 40ms to eject ODD
- 2, After this pulse, signal remain high and no pulse is allowed within 7s

9/5 follow JMINI1 connector usage





- | | | | | | | | | | | |
|--------------------|-------|---|---|-------------|----------------------|-------|---|---|-------------|--------------------|
| SATA_PT_X_DRX_P3_R | @R372 | 1 | 2 | 0.0402_5%-D | SATA_PT_X_DRX_P3_R_C | @R376 | 1 | 2 | 0.0402_5%-D | SATA_PT_X_DRX_P3_C |
| SATA_PT_X_DRX_N3_R | @R373 | 1 | 2 | 0.0402_5%-D | SATA_PT_X_DRX_N3_R_C | @R377 | 1 | 2 | 0.0402_5%-D | SATA_PT_X_DRX_N3_C |
| SATA_PRX_DTX_P3_R | @R374 | 1 | 2 | 0.0402_5%-D | SATA_PRX_DTX_P3_R_C | @R378 | 1 | 2 | 0.0402_5%-D | SATA_PRX_DTX_P3_C |
| SATA_PRX_DTX_N3_R | @R375 | 1 | 2 | 0.0402_5%-D | SATA_PRX_DTX_N3_R_C | @R379 | 1 | 2 | 0.0402_5%-D | SATA_PRX_DTX_N3_C |



m-SATA Re-Driver

Current: 100mA(max)

Operating Supply Current
 PA = PB = VCC, D10.2 pattern, f = 3GHz,
 70mA (Typ) ~100mA
 PA = PB = GND, D10.2 pattern, f = 3GHz,
 60mA (Typ) ~85mA






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SATA HDD3 & ODD & FFS

LA-8341P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Vendor pin	PS8710B (default)	TI
pin15	AEQ1	OS2
pin16	ADE0	DE2
pin17	AEQ0	EQ2
pin4	BEQ1	OS1
pin5	PD	EN_RXD
pin14	TEST	CM
pin18	ADE1	
pin6	BDE1	

[Parade suggest]
 PS8710 AEQ0, BEQ0 adjust 7db,
 REXT use 3.3 K well get btter test result.

SN65LVPE502

- EN==
 1:normal operation(default)
 0:sleep mode
 CM==
 0:normal operation(default)
 1:Compliance test mode





- PS8710
 [A(B)_DE1, A(B)_DE0] ==
 LL: 3.5dB de-emphasis
 LH: No de-emphasis
 HL: 7db de-emphasis
 HH: 5dB with boost output swing
 [A(B)_EQ1, A(B)_EQ0] ==
 LL: reserved
 LH: program EQ for channel loss up to 7dB
 HL: program EQ for channel loss up to 14.5dB
 HH: program EQ for channel loss up to 11.5dB
 TEST ==
 L: Normal operation (default)
 H: Test mode enable



12' 2/16-
1, NC U628, U629, R1828, R1833, R12, R25, R47, R46
2, Move all the related BOM setting to "P03-USB 3.0 Config setting"

PS8710B(TQFN24GTR-A1_TQFN24_4X4)
PCB footprint and CIS symbol use TI (SN65LVPE502CPRGER)
Compal P/N and value use Parade (PS8710B)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Compal Electronics, Inc.

USB3.0 PD720200

Size: **LA-8341P**



Date: Friday, March 02, 2012 Sheet 41 of 71






SN65LVPE502
EN==
1:normal operation(default)
0:sleep mode
CM==
0:normal operation(default)
1:Compliance test mode
PS8710
[A(B)_DE1, A(B)_EQ0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 7dB de-emphasis
HH: 5dB with boost output swing
[A(B)_EQ1, A(B)_EQ0] ==
LL: reserved
LH: program EQ for channel loss up to 7dB
HL: program EQ for channel loss up to 14.5dB
HH: program EQ for channel loss up to 11.5dB
TEST ==
L: Normal operation (default)
H: Test mode enable

Vendor pin	PS8710B (default)	TI
pin15	AEQ1	OS2
pin16	ADE0	DE2
pin17	AEQ0	EQ2
pin4	BEQ1	OS1
pin3	BDE0	DE1
pin2	BEQ0	EQ1
pin5	PD	EN_RXD
pin14	TEST	CM
pin18	ADE1	
pin6	BDE1	

[Parade suggest]
PS8710 AEQ0, BEQ0 adjust 7db,
REXT use 3.3 K well get btter test result.









12' 2/16-
1, NC U630, U631, R1834, R1835, R192, R187, R197, R196
2, Move all the related BOM setting to "P03-USB 3.0 Config setting"



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Power share



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





Title: USB/ESATA TS3USB221RSER

Size: Document Number: LA-8341P

Date: Friday, March 02, 2012

Sheet: 43 of 71

Rev: 1.0



DEVICE	SMBUS ADDRESS
MAXIM - LED	0100 000b
MAXIM - GPIO	0100 001b
I2C EEPROM	1010 000b

+3.3V_F347 behavior

	STATE			
	S0	S3	S4	S5
AC IN	ON	ON	ON	ON
BAT only	ON	ON	OFF	OFF

AC mode battery full in S5: turn off ELC controller

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. (DELL), THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.








ELC (1)

LA-8341P

Date: Friday, March 02, 2012 Sheet 44 of 71



Reference	AD2	AD1	AD0	MAX7313
U605	0	1	0	L/R Headlight , Logo, TP
U608	0	1	1	Num, CAP , SCR EJECT, REV, PLAY/PAUSE FFWD, Vol_DWN, Vol_UP Wireless ON/OFF AWCC Button Alien Adrenaline Power Button Eyes Power Button Rim



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		ELC (2)	
Size	Document Number	LA-8341P	
Date:	Friday, March 02, 2012	Sheet	45 of 71

K/B Backlight

AD2 AD1 AD0
0 0 1




K/B Backlight CONN



Link Done

DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		ELC (3)	
Size	Document Number	LA-8341P	
Date:	Friday, March 02, 2012	Sheet	46 of 71
			Rev 1.0

44,47,49 KSI[0..7] >> KSI[0..7]
 44,47,49 KSO[0..15] << KSO[0..15]

KSI0 R2580 1 2 0 0402 5%-D KSI0 VPK
 KSI1 R2581 1 2 0 0402 5%-D KSI1 VPK
 KSI2 R2582 1 2 0 0402 5%-D KSI2 VPK
 KSI3 R2583 1 2 0 0402 5%-D KSI3 VPK



KSI4 R2584 1 2 0 0402 5%-D KSI4 VPK
 KSI5 R2585 1 2 0 0402 5%-D KSI5 VPK
 KSI6 R2586 1 2 0 0402 5%-D KSI6 VPK
 KSI7 R2587 1 2 0 0402 5%-D KSI7 VPK

KSO0 R2588 1 2 0 0402 5%-D KSO0 VPK
 KSO1 R2589 1 2 0 0402 5%-D KSO1 VPK
 KSO2 R2590 1 2 0 0402 5%-D KSO2 VPK
 KSO3 R2591 1 2 0 0402 5%-D KSO3 VPK



KSO4 R2592 1 2 0 0402 5%-D KSO4 VPK
 KSO5 R2593 1 2 0 0402 5%-D KSO5 VPK
 KSO6 R2594 1 2 0 0402 5%-D KSO6 VPK
 KSO7 R2595 1 2 0 0402 5%-D KSO7 VPK

KSO8 R2596 1 2 0 0402 5%-D KSO8 VPK
 KSO9 R2597 1 2 0 0402 5%-D KSO9 VPK
 KSO10 R2598 1 2 0 0402 5%-D KSO10 VPK
 KSO11 R2599 1 2 0 0402 5%-D KSO11 VPK

KSO12 R2574 1 2 0 0402 5%-D KSO12 VPK
 KSO13 RS104 1 2 0 0402 5%-D KSO13 VPK
 KSO14 RS102 1 2 0 0402 5%-D KSO14 VPK
 KSO15 RS105 1 2 0 0402 5%-D KSO15 VPK





KB_DET# VPK 100K 0402 5%-D 1 @ 2 R1746




Finetune option

Analog Keys




TYCO_2-2041070-6-D
 Link Done

FSR finetune option



FSR finetune option




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title			ELC (3)		
Size	Document Number		LA-8341P		
Date	Friday, March 02, 2012	Sheet	47	of	71
Rev			1.0		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



BOARD ID Table

Board ID	PCB Revision	Rb
0	0.1 (SSI)	0
1	0.2 (PT)	8.2K +/- 5%
2	0.3 (pre-ST)	18K +/- 5%
3	0.4 (ST)	33K +/- 5%
4	1.0 (QT)	56K +/- 5%
5		100K +/- 5%
6		
7		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.


EC ENE-KB930

LA-8341P

Size: Document Number: Rev: 1.0

Date: Friday, March 02, 2012 Sheet: 48 of 71


System FAN Controller



Diode circuit is used for skin temp sensor (placed between CPU and MXM). Place C1814 close to Q276 as possible.

Pull up resistor on thermtrip pin	SMBUS address
4.7k	1111
6.8k	1011
10k	1001
15k	1101
22k	0011
33k	0111

MXM1 FAN Controller








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Thermal Sensor & FAN	
Size	Document Number	Rev	
	LA-8341P	1.0	
Date:	Friday, March 02, 2012	Sheet	49 of 71



INT_KBD Conn.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

KB & Power Button & IR


LA-8341P

Rev 1.0


Date: Friday, March 02, 2012

Sheet 50 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




JIMBY SMART battery connector
Battery:
 13.BAT+
 12.BAT+
 11.BAT+
 10.BAT+
 09.CLK_SMB
 08.DAT_SMB
 07.BATT_PRS
 06.SYS_PRES
 05.BAT_ALERT
 04.GND
 03.GND
 02.GND
 01.GND



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

				Compal Electronics, Inc.	
				BATTERY CONN/OTP	
Size	Document Number	LA-8341P		Rev	1.0
Date:	Friday, March 02, 2012	Sheet	52	of	71



Iada=0~1.3A (240W)
 $ADP_I = 19.9 * I_{adapter} * R_{sense}$

3S/4S# signal

High	Low
3S	4S

CP_SEL

1	150W
0	240W

CP mode
 $I_{input} = (1/0.02) * ((0.05 * Vac_{lim}) / (2.39 + 0.05))$
 $Vac_{lim} = 2.87 * ((1.5K / 152K) / ((2.87K / 152K) + (11.5K / 152K)))$

CC=0.22~5.88A
 IREF=1*Icharge
 IREF=0.22V~3.294V

CHGVADJ	CV mode
0V	4V per cell
1.882V	4.2V per cell
3.3V	4.35V per cell


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

Title: **CHARGER**

Size: Document Number **LA-8341P** Rev **1.0**

Date: Friday, March 02, 2012 Sheet 54 of 71



5VALWP
TDC 11.6A
Peak Current 16.6A
OCP current 18A


3.3VALWP
TDC 8.6A
Peak Current 12.5A
OCP current 13.8A



Compal Electronics, Inc.		
+5VALWP/+3VALWP		
File	LA-8341P	
Size	Document Number	Rev 1.0
Date	Friday, March 02, 2012	Sheet 55 of 71

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO




VCCP
 TDC 8.8A
 Peak Current 12.5A
 OCP current 15A

VCCP_PWRCTRL = "High" , Vo = 1.05V (SNB)
 VCCP_PWRCTRL = "Low" , Vo = 1.05V (IVB)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
+VCCPP			
File	Document Number		Rev
	LA-8341P		1.0
Date:	Friday, March 02, 2012	Sheet	56 of 71



1.5VP
 TDC 15.5A
 Peak Current 21.6A
 OCP current 23A

0.75Volt +/- 5%
 TDC 0.525A
 Peak Current 0.75A
 OCP Current 0.9A

DDR GPIO Output Voltage Selection

bit2 = 1.5DDR_VID0	bit1 = 1.5DDR_VID1	DDR Vout
0	0	1.65V
0	1	1.6V
1	0	1.55V
1	1	1.5V (Default)


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

+1.5VSP/0.75VSP

Size Document Number
LA-8341P

Date: Friday, March 02, 2012 Sheet 58 of 71




VCC_core
 TDC 52A
 Peak Current 94A
 OCP current 116A
 Load line -1.9mV/A
 FSW=400kHz

VAXG_core
 TDC 38A
 Peak Current 46A
 OCP current 58A
 Load line -3.9mV/A
 FSW=400kHz

Modified on 12/19/11.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		PWR-CPU CORE	
File	Document Number	LA-8341P	
Size	Revision	Rev 1.0	
Date	Friday, March 02, 2012	Sheet	60 of 71



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

				Compal Electronics, Inc.	
				Title	
Size		Document Number		Rev	
		LA-8341P		1.0	
Date:		Friday, March 02, 2012		Sheet 61 of 71	

5

4

3

2

1

D

D

C

C


B

B


A

A

Power block




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



			Compal Electronics, Inc.	
			POWER BLOCK DIAGRAM	
Size	Document Number		Rev	
	LA-8341P		1.0	
Date:	Friday, March 02, 2012	Sheet	62	of 71

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
Empty table body for version change list							

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

			Compal Electronics, Inc.		
Title		PWR-PIR			
Size	Document Number			Rev	
	LA-8341P			1.0	
Date: Friday, March 02, 2012		Sheet 63 of 71			


SMBUS Address [TBD]




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
Title		SMBus	
Size	Document Number	LA-8341P	
Date:	Friday, March 02, 2012	Sheet	64 of 71
Rev	1.0		

AC mode Ta -> Tb -> Tc -> 4 -> 5 -> ... -> 18
 DC mode Tc -> Ta -> Tb -> 4 -> 5 -> ... -> 18



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET, AND OTHER PROPRIETARY INFORMATION OF DELL. (P/F/E/L*), THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
		Power Sequence Diagram	
Size	Document Number	LA-8341P	
Date: Friday, March 02, 2012	Sheet: 85	of	71

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	30		11'10/11		Only need to reserve one AC coupling cap for the DP signals from PCH (MXM) to DP redriver.	1,Remove C68, C69, C65, C67, C63, C64, C57, C66, C297, C298, C426, C427 C416, C417, C369, C370, C121, C367, C299, C300 related circuits. 2, Add C368, C301related circuits.	X01
2	29		11'10/11		Reserve pull HI circuit for TMDS output driver pre-emphasis and EMI setting.	Reserve RV57 pull HI to +3VS and NC.	X01
3	4,24		11'10/11			Change EDP_HPD# to EDP_HPD_R	X01
4	25		11'10/12		Solve QV9A derating issue.	Add RV39 to devide voltage.	X01
5	50		11'10/18		To solve two step issue for PCH_PWR_EN#	NC R286 and pop R302.	X01
6	30		11'10/18		For DP function from PCH port.	Pop R2263 and R2264	X01
7	50		11'10/18		Modify discharge circuits for back drive improve.	1, NC R289, R267, R297, R268, R274, R298, R299, R292, R293. 2, Change Q7B, Q8B enable signals to DGPU_PWR_EN#.	X01
8	32, 35		11'10/18		Remove HDMI_IN_AUDIO_CODEC signals.	Remove "HDMI_IN_AUDIO_CODEC" related signals and remove R1842.	X01
9	19, 46, 47		11'10/18		For material shortage issue, change all array resister to single resister	RP1-> R2580~ R2583, RP2-> R2584~ R2587, RP3-> R2588~ R2591 RP4-> R2592~ R2595, RP5-> R2596~ R2599, RP7-> R2600~ R2603 RP8-> R2604~ R2607, RP9-> R2608~ R2611, RP10-> R2612~ R2615 RP11-> R2616~ R2619, RP11-> R2620~ R2623, RPH1->RH185, RH191, RH193, RH205 RPH2-> RH250, RH214, RH249, RH248, RPH3-> RH252, RH253, RH254, RH256 RPH4-> RH257, RH258, RH260, RPH5-> RH259, RH261, RH262, RH263	X01
10	47, 51, 54		11'10/19		ERP lot6 implementation	1, NC R216 and pop R438. 2, NC PR273 and pop PR790. 3, change PR7 pull Hi to +3VALW_EC.	X01
11	38		11'10/19		Update zero power ODD circuit for leakage prevent.	Pop R173	X01
12	16,17,32, 33,34,46, 47		11'10/19		Update crystal usage.	1, change crystal components for YH3, YH2, YL1, Y3, Y4, X1, YH1 2, change C97, C98, CH23, CH24=15pF, Change CL18, CL19=18pF	X01
13	47		11'10/20		Update Board ID to PT stage.	Change R225 to 8.2K.	X01
14	20		11'10/20		Follow INTEL review list: All unused GPIOs, which are GPI by default needs to be pulled up to their respective power wells through 8.2 kohm to 10 kohm resistor	1, Add RH264 and pull HI to +3V_PCH 2, Pop RH194	X01
15	22		11'10/20		Follow INTEL review list: VCCASW[22-23] do not require series resistors.	NC RH240, RH241 and RH243 and use short pad.	X01
16	21		11'10/20		Follow INTEL review list: VCCCLKDMI filter is no longer required. Keep the Cdecap, but remove the Cfitler/Lfilter.	Change LH11 to RH265 and use short pad.	X01
17	9		11'10/20		Follow INTEL review list: +1.5V voltage divider for SM_VREF uses 1K Ohm	RC112,RC116 change to 1K and NC.	X01
18	20, 57		11'10/20		Solve Back drive issue for +3VS and +3V_PCH	NC PR240, PR241, RH192	X01
19	5, 50		11'10/20		Follow INTEL review list suggestion.	NC RC19 and QC1 and pop R292	X01
20	32, 33		11'10/20		Follow vendor suggestion change L to 0 ohm.	Change L11, L12, L13, L32, L46, L48, L52 to R452, R453, R454, R455, R450, R451, R456 and pop them.	X01
21	32		11'10/21		Delete HDMI_IN_AUDIO_CODEC pull HI resitors.	Remove R1665.	
22	9		11'10/21			Remove J8.	
23	21, 22		11'10/22		Remove short jump usage.	Remove RH240, RH241, RH243, RH265 and short directly between +1.05VS and PCH	
24	35		11'10/22		1, Update combo jack to normal open type. 2, EAPD# pull high to prevent floating status to EC.	1, Update JHP2 to CIS symbol, and add R457 between Q42 pin1 and pin2. NC R129 and Q42 2, add R2554 pull HI to +3VS.	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		EE PIR(1)	
Size	Document Number	LA-8341P	
Date:	Friday, March 02, 2012	Sheet	66 of 71
		Rev	1.0

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
25	49		11*10/22		Add one power switch for debug purpose.	Add SW1.	X01
26	39		11*10/22		Follow INTEL review list: PDG recommends 100K PD on AUXP and 100K PU o AUXN	1, Add R112 pull HI to +3VS_DMC. 2, Add R115 pull Low to GND.	X01
27	28		11*10/22		Modify CRT_DET# circuits.	Reserve RV28 pull HI to +CRT_VCC for CRT_DET# and NC.	X01
28	35		11*10/25		Update combo jack to normal open type.	1, Remove R457, add Q46, R116, R131, only NC R116 2, Change R2553 to C228. 3, Reserve R171, R156, R174, C229 related circuits and only pop R171. and modify U620, U621.pinB2 connect to +3.3V_MUTE.	X01
29	30		11*10/25		Prevent DP leakage.	Add D72 related circuits and pop it.	X01
30	30		11*10/25		1, After Maxim FAE review, change to DP mux to SSI design. 2, Change decoupling cap to 220nF. 3, For DP to HDMI dongle function.	1, Add C68, C69, C65, C67, C63, C64, C57, C66, C297, C298, C426, C427,C416, C417, C369, C370, C121, C367, C299, C300 related circuits back and change the value to 220nF and pop all the componets . 2, Change C35, C36, C37, C38, C40, C45, C48, C49 to 220nF. 3, Reserve U638,Q304, R2626, C2021 and pop componets.	X01
31	49		11*10/25		Modify SW1 circuits to avoid SMT error.	NC SW1 pin2 and pin 3	X01
32	32		11*10/25		After ST FAE feedback: 1, STDP6038 doesn't need to read / write the panel EDID 2, Keep I2S_DAT/SPDIF_IN has better performance 3, Avoid I2S_DAT/SPDIF_IN signal has attenuation problem duo to long trance	1, NC R1843 and R1844 2, change R156 to C227 3, reserve U637 and C226 related circuits and NC.	X01
33	35		11*10/25		1, Fix fast hot plug and Headset no sound issue. Also improve external speaker Power down pop noise. 2, Improve Power on pop noise at external speaker.	1, Change R111, R113 from "No stuff" to "stuff 1k ohm". 2, Change R155, R157 from 100 ohm to 0 ohm.	X01
34	15		11*10/25		Follow sourcer suggestion.	Change U51 from INA219AIDCNRG4 to HPA00900AIDCNR .	X01
35	18		11*10/25		For BIOS verify SUSACK# function.	Add RH172 between SUSACK#_R and SUSPWDNACK_R	X01
36	36		11*10/26		For PC_BEEP no warning sound during boot up process.	Change R148 to 200 ohm.	X01
37	42		11*10/26		Follow CIS suggestion, change ESATA footprint to "TAIWI_EU093-117CRL-TW_11P-T"		X01
38	59		11*10/26		Layout space concern.	change PL19, PL24 to HCB4532KF-800T90.	X01
39	49,51,52		11*10/26		Fulfill "US California Energy Efficiency" standard that reserve 130mW for no battery mode.	1, PWR: Reserve PR122, PR791, PQ23, PR114, PR121 related circuits and NC. Only Add PR119 2, EE: Reserve Q305, Q306, R457 related circuits and NC.	X01
40	42		11*10/26		Change ESATA footprint back to TYCO.		X01
41	51		11*10/26		change PR791 to from "R_0402-N" to "R_0402 footprint"		X01
42	35		11*10/26		change net name from "JACK_PLUG#_R" to "JACK_PLUG"		X01
43	47,49,51		11*10/26		change net name from "BATT_TEMP" to "BATT_TEMP#"		X01
44	35		11*10/26		Follow JHP1 solution to JHP2.	1, Change R127, R130 from "No stuff" to "stuff 1k ohm". 2, Change R169, R170 from 100 ohm to 0 ohm.	X01
45	31,39		11*10/26		1, Reserve for SI-BEAM GEN2 card usage for PT build. 2, Change the MOS to protect ESD.	1, Reserve R95 pull HI to +3V_DMC and NC. 2, Change Q302 to 2N7002K.	X01
46	35		11*10/27		Follow vendor suggest.	Change C129, C130 to 0805 size.	X01
47	59		11*10/27		For Layout interference concern.	Change PL24 to original footprint same as SSI stage. But still use HCB4532KF-800T90.	X01
48	28		11*10/27		Due to CRT EA fail.	Change bead LV2,LV3,LV4 from BLM18BB600SN1D to TAIYO BK1608LL470-T	X01
49	59		11*10/27			Connect PU12.pin41 to GND	X01
50	55, 59		11*11/07		Correct both IGPU and VCCP OCP setting.	Change PR182 from 357 ohm to 499 ohm, and PR101 from 33k ohm to 43k ohm.	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		EE PIR(2)	
Size	Document Number	LA-8341P	
Date:	Friday, March 02, 2012	Sheet	67 of 71
		Rev	1.0

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	47		11/12/07		Change Board ID setting for ST stage.	Change R225 to 18K/5%	X02
2	25		11/12/07		For EDP power sequence EA.	Change RV40 to 100 ohm (0603) size.	X02
3	21		11/12/07		Adding a 1uF at U47 for +VCCAFDI_VRM		X02
4	32,33		11/12/07		For PASS crystal EA test, finetune cap setting.	1, Change C97 and C98 from 15pF to 12pF. 2, Change C407 and C408 from 10pF to 12pF.	X02
5	28		11/12/07		Per CRT EA, HSYNC and VSYNC undershoot and overshoot over spec.	Change LV5 and LV6 from bead to 0 ohm.	X02
6	25,27		11/12/07		ESD Vbus setting different between USB and DMIC/DCLK.	Move USB20_P(N)11 to D49, Change D48 power rail to +3VS_CAM.	X02
7	44		11/12/07		Modify Logo board related circuits.		X02
8	30		11/12/07		For Optimus, mDP output from dGPU.		X02
9	17,47		11/12/07			Change KB_DET# from PCH to EC(pin 25)	X02
10	28		11/12/07			Change FV1 footprint to F_1206L150PR(F2's footprint)	X02
11	46		11/12/07		VPK function no implement, NC related components.		X02
12	42		11/12/07		Per sourcer suggestion, change USB charger IC to PI5USB1457A.		X02
13	32		11/12/07		Per reference spec and 2nd source consideration.	Change C183 from 0.1uF to 10uF.	X02
14	35		11/12/07		Avoid noise during S5 & G3 mode, add a circuit at sleeve pin.		X02
15	30		11/12/13		To prevent floating by other source.	Add a 100K PD at U8 pin 4 net "VGA_DPC_HPD".	X02
16			11/12/13		Change some option setting 0 ohm to short pad.		X02
17	42		11/12/13		Update USB power share circuits.	Move R1701 and keep NC, add R1702, NC R368.	X02
18	47		11/12/13		Change Board ID setting back to PT stage.	Change R225 back to 8.2K/5%	X02
19	19		11/12/13		For Intel chipset Hub1 EMI issue, swap USB port9 and port6		X02
20	25,27		11/12/13		Per EMI request.	Adding 0 ohm and 90ohm CM-mode choke colayout on USB port 11 and port12.	X02
21	16		11/12/13		Vendor improve their production.	U48 change to W25Q64FVSSIG(58nm)from W25Q64CVSSIG(90nm)	X02
22	28		11/12/13			Change FV1 part same as F2.	X02
23	27		11/12/13		For LVDS power sequence EA.	Change RV3 to 100 ohm (0603) size.	X02
24	47		11/12/13		Reduce power consumption on S5 mode.	Change R238 and R241 from 10K to 100K.	X02
25	47		11/12/13		Update "US California Energy Efficiency" circuits.	1, Add Q12 and NC. 2, Add R176 and POP.	X02
26	59		11/12/13			POWER PC164 change 0402 type	X02
27	25,27		11/12/20			NC L46,L48, Pop R462,R463,R460 and R461.	X02
28	16-23		11/12/20		Update PCH PN to QS sample	Change MFR.P/N, Compal P/N, Part description and value of PCH.	X02
29	59		11/12/20		Update power 2nd source usage for ISL6208BCR2-T	Add PU152, PU153 and pop, NC PU11, PU15	X02

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		EE PIR (3)	
Size	Document Number	LA-8341P	
Date	Friday, March 02, 2012	Sheet	68 of 71
		Rev	1.0

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
30	47		11*12/20		Change Board ID setting for ST stage.	Change R225 to 18K/5%	X02
31	35		11*12/20			change Q309 to 2N7002DW-7	X02
32	35		11*12/20		Reserve for pop noise	change HP mute IC's power rail to +3VALW, pop R156, depop R171.	X02
33	35		11*12/20		Update combo jack circuits.	Add C745, C746 to GND.	X02
34	40,41		11*12/20		For signal jitter noise tolerance consideration, remove USB3.0 redriver 0 ohm co-layout resistor.	Remove R362-R365, R358-R361, R399-R402, R395-R398, R350-R357, R403-R410	X02
35	35		11*12/20		Solve iPHONE Can't record issue	NC R277.	X02
36	59		11*12/21		Update power 2nd source usage for ISL6208BCR2-T	Delete PU11, PU15	X02
37	35		11*12/21		Per EMI suggest, avoid noise effect.	Add R350 and pop.	X02
38	39		11*12/21		Solve combo card (WIFI+BT) BT function cannot be recognized.	Add RE37 and NC.	X02
39	30		11*12/22		Correct SN74CBT3257CPWR supply voltage.	Add R351 and R352, NC R351 and POP R352.	X02
40	15		11*12/22		Update MXM relate circuits.	Add R353 and NC.	X02
41			12*01/02		Change some option setting 0 ohm to short pad.		X02
42	43		12*01/02			Remove PJP J11.	X02
43	39		12*01/02		Update combo card (WIFI+BT) BT function enable circuits.	Add RE38 and pop.	X02
44	28		12*01/05		Due to material shortage issue.	Change DV5 to 2nd source "RB491D_SOT23-3".	X02
45	36, 47		12*01/05		ADD SPDIF detect pin	1, Connect JSPD1 pin 5 to EC pin 76. 2, Adding 100K PU(+3VALW_EC) at pin76. NC C735.	X02
46	35		12*01/05		AP measurement fine tune.	Change C129 and C130 to "S CER CAP 2.2U 25V K X5R 0805 H1.25"	X02
47	40, 41		12*01/05		Due to material shortage issue.	1, Change C122,C123,C140,C141 to 2nd source material "220U_B_4VM_R35M". 2, Change C244,C247,C268,C269 source to "150U_D_10VM_R40M".	X02
48	38		12*01/05		Due to common parts issue.	Change Q303 to "SSM3K7002F_SC59-3-D"	X02
49	47		12*01/05		Update Board ID setting to formal ST stage.	Change R225 to 33K ohm.	X02
50	20, 29		12*01/05		Correct NET- name	Change GPIO30 net name to PCH_GPIO35.	X02
51	5		12*01/05		NC unnecessary parts.	RC27 and RC23 NC.	X02
52	39		12*01/05		Change some short pad back to 0 ohm.	Change RE26,RE27,RE28,RE29,RE31,RE32 and R162, R163 back to 0 ohm.	X02
53	35		12*01/05		Delete unnecessary parts.	Remove R116.	X02
54			12*01/05		Change some option setting 0 ohm to short pad for power parts.		X02
55	22,32,33,35,38,47		12*01/06		Change some option setting 0 ohm to short pad.		X02
56	35		12*01/06		Reserve for de-pop circuits.	Add U625, R354, R355, C1847 related circuits.	X02
57	35		12*01/09		Follow vendor suggest, improve THD+N measurement test.	Add C28 between U634 pin1 and pin2.	X02

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		EE PIR (3)	
Size	Document Number	LA-8341P	
Date	Friday, March 02, 2012	Sheet	69 of 71
			Rev 1.0

www.s-manuals.com