

# Compal Confidential

Model Name : SAGE 3G

Compal Project Name : V1JB1

File Name : LA-A041P

# Compal Confidential


## V1JB1 UMA M/B Schematics Document

Intel Ivy/Sandy Bridge SFF BGA 1023p Processor  
/Panther Point 989p PCH  
/ DDR3L Memory Down \*8

2013-03-26

REV: 2.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V1JB1 M/B LA-A041P Schematic	2.0
				Date: Tuesday, March 26, 2013	Sheet 1 of 52



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title <b>Block Diagrams</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>V1JBI M/B LA-A041P Schematic</b>	Rev 0.1
Date: Tuesday, March 26, 2013				Sheet	2 of 52

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.35V	+1.35VP to +1.35V power rail for DDR3L	ON	ON	OFF
+1.35VS	+1.35V to +1.35VS switched power rail	ON	OFF	OFF
+0.675VS	+0.675VSP to +0.675VS switched power rail for DDR3L terminator	ON	OFF	OFF
+1.5VS	+1.5VSP to +1.5VS power rail for PCH	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8VS switched power rail for PCH	ON	OFF	OFF
+3VALW	+3VALWP to +3VALW always on power rail	ON	ON	ON*
+VCCSUS3_3	+3VALW to +VCCSUS3_3 power rail for PCH	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW always on power rail	ON	ON	ON*
+V5REF_SUS	+5VALW to +V5REF_SUS power rail for PCH	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

### EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

### EC SM Bus2 address

Device	Address

### PCH SM Bus address

Device	Address
ChannelA	A0 1010 000X
ChannelB	A4 1010 010X

### Sensor HUB SM Bus address

Device	Address
Gyroscope	D1 1101 000X b
	D3 1101 001X b
E-compass + G sensor	33 0011 001X b
ALS sensor	21 0010 000X b

### BOM Config

### Sensors List

Connect to	Function	Device
Sensor Hub	Gyroscope	ST - L3GD20TR
Sensor Hub	Accel+E-Compass	ST - LSM303DLHCTR
PCH (USB P3)	Sensor Hub	ST - STM32F103RCY6TR
Sensor Hub	ALS	Capella - CM3218
EC	Prox	ST-STM8T143AU62TTRC06

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
	Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
	S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
	S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
	S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
	S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	2.0*
5	
6	
7	

Note :

### USB Port Table

USB 2.0	USB 1.1	Port	2 External USB Port
EHCI1	UHCI0	0	Sensor Hub
		1	Ext. USB Connector
		2	3G Module - MU736/ME906
		3	Touch Screen
		4	
		5	
EHCI2	UHCI3	6	
		7	
		8	Bluetooth(WLAN Module)
		9	Debug Port(Reserve)
		10	Camera(Front)
		11	Camera(Rear)
		12	
		13	


### BTO Option Table

BTO Item	BOM Structure
Unpop	@
Connector	CONN@
UMA	UMA@
CPU	IVB@
DDR3	DDR3@
DDR3L	DDR3L@
On Board DRAM	X76@
Dual Channel DDR	128@
eDP	eDP@
PCH	HM77@
Normal S3	S3@
Deep S3	DS3@
TPM	TPM@
Non TPM SKU	WOTPM@
Hall Sensor	LID@
Foxconn MD222	FOXMD222@
Lite-On MD222	LIONMD222@
For EMI/RF (Pop)	EMC@
For EMI/RF (Unpop)	XEMC@
Sensor (Intel F/W)	INTEL@
Sensor (ST F/W)	ST@
3G SKU	3G@
3G SKU (EMC part)	3GEMC@

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title
				<b>Notes List</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>V1JBI M/B LA-A041P Schematic</b> Date: Wednesday, March 13, 2013 Sheet 3 of 52

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, even if disable eDP function...

Add eDP circuit




PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

G3, W=4mil, S=15mil, L=500mil  
 G1, W=12mil, S=15mil, L=500mil  
 G4, W=4mil, S=15mil, L=500mil

SAGE 3G PVT  
 For DFB demand

UMA only=>PEG NC




- CPU P/N:**  
 1.I3-3217 SA00005L5C0:S IC AV8063801058401 SR0N9 L1 1.8G ABO!  
 2.I5-3317 SA00005K6B0:S IC AV8063801058002 SR0N8 L1 1.7G ABO!  
 3.I3-2365 SA000051H60:S IC AV8062701047904 SR0CV J1 1.4G ABO!



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title <b>PROCESSOR(1/7) DMI,FDI,PEG</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>V1JB1 M/B LA-A041P Schematic</b>
Date:	Wednesday, March 13, 2013	Sheet	4	of	52

PCH->CPU  
 UNCOREPWROK:非CORE外的電OK  
 SM\_DRAMPWROK:DRAM power ok  
 RESET#:都ok後請CPU做reset

Follow DG 1.2 & CRB1.0



Follow DG 1.2 & CRB1.0  
 Buffered reset to CPU





PROC\_SELECT#  
 Future platforms,PH VCPLL and connect to PCH DF\_TVS


偵測CPU有無安裝

XBOX 三紅功能


Processor Pullups follow CRB1.0



MISC  
 THERMAL  
 JTAG & BPM




DDR3 Compensation Signals  
 Trace:10mil, Spacing:13mil, Max.Length:500mil




+1.05VS\_VTT  
 CLK\_CPU\_DPLL# R116 2 @ 1.1K 0402 5%  
 CLK\_CPU\_DPLL R117 2 @ 1.1K 0402 5%  
 Checklist1.0 P.64 Processor Graphis Disable Guide  
 DIS only SKU or UMA eDP disable  
 DPLL\_REF\_SSCLK PD 1K\_5% to GND  
 DPLL\_REF\_SSCLK# PH 1K\_5% to +1.05VS\_VTT

+3VS  
 XDP\_DBRESET# R569 2 @ 1.1K 0402 5%  
 CRB1.0 PH 1K +3VS  
 Check list 1.0 PH 5K +3VS  
 Check list 1.2 PH 10K +3VS  
 Debug port DG1.1-1.2 50-5K ohm

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title <b>PROCESSOR(2/7) PM,XDP,CLK</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision <b>V1J1B1 M/B LA-A041P Schematic</b>	Rev 0.1
Date: Wednesday, March 13, 2013				Sheet	5 of 52




Address 0~13:For 128\*16  
 Address 0~14:For 256\*16  
 Address 0~15:For 512\*16




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	<b>Compal Electronics, Inc.</b> <b>PROCESSOR(3/7) DDRIII</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>V1JBI M/B LA-A041P Schematic</b> Date: Wednesday, March 13, 2013
Revision Rev 0.1 Sheet 6 of 92				

# CFG Straps for Processor


PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed





eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



RESERVED

These pins are for solder joint reliability and non-critical to function. For BGA only.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	V1JB1 M/B LA-A041P Schematic
				Date:	Wednesday, March 13, 2013
				Sheet	7 of 52
				Rev	0.1

**INTEL Recommend VCC**  
**3\*330uF,12\*22uF(0805),16\*2.2uF(0402)**  
**PD0.9**

ULV SC/DC 33A

UCPU1F

**POWER**

8.5A

**INTEL Recommend VCCIO**  
**PD 0.9**

**330uF 1+1**  
**10uF (0603) \*5**  
**1uF (0201) \*16**

**330uF 1**  
**10uF (0603) \*5**  
**1uF (0201) \*10**

VCCIO_SEL For 2012 CPU support	
A19	* 1 : +1.05VS_VTT 0 : +1.0VS_VTT

**Check List R1.5**  
**VIDALERT#:75ohm ±5% pull-up to VCCIO close to IMVP7**  
**VIDSCLK: 55ohm ±5% pull-up to VCCIO close to IMVP7**  
**VIDSOUT: 130ohm ±5% pull-up to VCCIO close to CPU**  
**130ohm ±5% pull-up to VCCIO close to IMVP7**

**Check List R1.5**  
**VCCSENSE:100ohm ±1% pull-up to VCC near processor.**  
**VSSSENSE:100ohm ±1% pull-down to GND near processor.**

Place the PU,PD resistors close to CPU

Should change to connect from power circuit & layout differential with VCCIO\_SENSE.

- A26 VCC1
- A29 VCC2
- A31 VCC3
- A34 VCC4
- A35 VCC5
- A38 VCC6
- A39 VCC7
- A42 VCC8
- C26 VCC9
- C27 VCC10
- C32 VCC11
- C34 VCC12
- C37 VCC13
- C39 VCC14
- C42 VCC15
- D27 VCC16
- D32 VCC17
- D34 VCC18
- D37 VCC19
- D39 VCC20
- D42 VCC21
- E26 VCC22
- E28 VCC23
- E32 VCC24
- E34 VCC25
- E37 VCC26
- E38 VCC27
- F25 VCC28
- F26 VCC29
- F28 VCC30
- F32 VCC31
- F34 VCC32
- F37 VCC33
- F38 VCC34
- F42 VCC35
- G42 VCC36
- H25 VCC37
- H26 VCC38
- H28 VCC39
- H29 VCC40
- H32 VCC41
- H34 VCC42
- H35 VCC43
- H37 VCC44
- H39 VCC45
- H40 VCC46
- J25 VCC47
- J26 VCC48
- J28 VCC49
- J29 VCC50
- J32 VCC51
- J34 VCC52
- J35 VCC53
- J37 VCC54
- J38 VCC55
- J40 VCC56
- J42 VCC57
- K26 VCC58
- K27 VCC59
- K29 VCC60
- K32 VCC61
- K34 VCC62
- K35 VCC63
- K37 VCC64
- K39 VCC65
- K42 VCC66
- L25 VCC67
- L28 VCC68
- L33 VCC69
- L36 VCC70
- L40 VCC71
- N26 VCC72
- N30 VCC73
- N34 VCC74
- N38 VCC75
- N38 VCC76

CORE SUPPLY

PEG IO AND DDR IO

QUIET RAILS

SVID

SENSE LINES

IVY-BRIDGE\_BGA1023  
 IVB@



**INTEL Recommend VAXG**  
 2\*330uF,5\*22uF(0805),6\*10uF(0603),6\*1uF(0402)  
 PD 0.9

ULV SC/DC GT1: 18A  
 GT2: 33A

**POWER**


- UCPU1G
- A446 VAXG[1]
  - AB47 VAXG[2]
  - AB50 VAXG[3]
  - AB51 VAXG[4]
  - AB52 VAXG[5]
  - AB53 VAXG[6]
  - AB55 VAXG[7]
  - AB56 VAXG[8]
  - AB58 VAXG[9]
  - AC61 VAXG[10]
  - AD47 VAXG[11]
  - AD48 VAXG[12]
  - AD50 VAXG[13]
  - AD52 VAXG[14]
  - AD53 VAXG[15]
  - AD55 VAXG[16]
  - AD56 VAXG[17]
  - AD59 VAXG[18]
  - AD59 VAXG[19]
  - AD59 VAXG[20]
  - AE46 VAXG[21]
  - N45 VAXG[22]
  - F47 VAXG[23]
  - P48 VAXG[24]
  - P50 VAXG[25]
  - P51 VAXG[26]
  - P52 VAXG[27]
  - P53 VAXG[28]
  - P55 VAXG[29]
  - P56 VAXG[30]
  - P61 VAXG[31]
  - T48 VAXG[32]
  - T58 VAXG[33]
  - T59 VAXG[34]
  - T61 VAXG[35]
  - U46 VAXG[36]
  - V47 VAXG[37]
  - V49 VAXG[38]
  - V50 VAXG[39]
  - V51 VAXG[40]
  - V53 VAXG[41]
  - V52 VAXG[42]
  - V53 VAXG[43]
  - V55 VAXG[43]
  - V56 VAXG[44]
  - V58 VAXG[45]
  - V59 VAXG[46]
  - W50 VAXG[47]
  - W51 VAXG[48]
  - W52 VAXG[49]
  - W53 VAXG[50]
  - W55 VAXG[51]
  - W56 VAXG[52]
  - W61 VAXG[53]
  - V49 VAXG[54]
  - Y61 VAXG[55]
  - VAXG[56]

**GRAPHICS**

**DDR3 - 1.5V RAILS**


- VREF SM\_VREF
- SA\_DIMM\_VREFDQ
- SB\_DIMM\_VREFDQ
- VDDQ[1] AJ28
- VDDQ[2] AJ33
- VDDQ[3] AJ36
- VDDQ[4] AJ40
- VDDQ[5] AL34
- VDDQ[6] AL38
- VDDQ[7] AL42
- VDDQ[8] AM33
- VDDQ[9] AM36
- VDDQ[10] AM40
- VDDQ[11] AN30
- VDDQ[12] AN34
- VDDQ[13] AN38
- VDDQ[14] AR26
- VDDQ[15] AR28
- VDDQ[16] AR30
- VDDQ[17] AR32
- VDDQ[18] AR34
- VDDQ[19] AR36
- VDDQ[20] AR40
- VDDQ[21] AV41
- VDDQ[22] AW26
- VDDQ[23] BA40
- VDDQ[24] BB28
- VDDQ[25] BC33
- VDDQ[26]

**SA\_DIMM\_VREFDQ**  
**SB\_DIMM\_VREFDQ**  
 For Future CPU M3 support,  
 Sandy bridge not support M3,  
 Check list1.0 & CRB say can NC




+V\_SM\_VREF should have 20 mil trace width

**INTEL Recommend VDDQ**  
 1\*330uF,8\*10uF(0603),10\*1uF(0402)  
 PD0.9





Check List R1.5  
 VCCAXG\_SENSE:100ohm ±5% pull-up to VCC near processor.  
 VSSAXG\_SENSE:100ohm ±5% pull-down to GND near processor.

**INTEL Recommend VCCPLL**  
 1\*330uF,2\*1uF(0402)  
 PD 0.9



**QUIET RAILS**

- VCCDQ[1] AM28
- VCCDQ[2] AN26
- VDDQ\_SENSE BC43
- VSS\_SENSE\_VDDQ BA43



**INTEL Recommend VCCSA**  
 1\*330uF,5\*10uF(0603),5\*1uF(0402)  
 PD0.9

**1.8V RAIL**


- VCCPLL[1] BB3
- VCCPLL[2] BC1
- VCCPLL[3] BC4

**SA RAIL**

- VCCSA[1] L17
- VCCSA[2] N16
- VCCSA[3] N20
- VCCSA[4] N22
- VCCSA[5] N27
- VCCSA[6] P20
- VCCSA[7] R18
- VCCSA[8] R21
- VCCSA[9] U15
- VCCSA[10] V18
- VCCSA[11] V17
- VCCSA[12] V18
- VCCSA[14] V21
- VCCSA[15] W20
- VCCSA[16]

**VCCSA\_VID**  
 For 2012 future CPU  
 VCCSA voltage select









VCCSA					
VID0	VID1	Vout	SNB	IVB	ULV
0	0	0.9V	V	V	V
0	1	0.8V	V	V	V
		0.85V			
1	0	0.725V	X	V	V
1	1	0.675V	X	V	V



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	<b>PROCESSOR(7/7) VSS</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
				Document Number	<b>VIJBI M/B LA-A041P Schematic</b>
				Date	Wednesday, March 13, 2013
				Sheet	10 of 52






# Channel A

- 6 DDR\_A\_MA0[0..15]
- 6 DDR\_A\_DQS#0[0..7]
- 6 DDR\_A\_DQS#0[0..7]
- 6 DDR\_A\_DQ0[0..63]






Security Classification	2011/06/24	Compal Secret Data	2012/07/12	Title
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc. DDRIII DIMMA
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
<p>Document Number <b>V1J1 M/B LA-A01P Schematic</b></p>				Rev 0.1
<p>Date: Wednesday, March 13, 2013</p>				Sheet 11 of 52


















# Channel B



Layout Note:  
Place near each memory part




1. CAD Note: Cterm = 1.8pF should be kept near feeding point of first SDRAM  
2. CAD Note: Rtt = 30.1ohms, Ctt = 0.1uF should be kept within 600mils from last SDRAM




Switchable Graph	
Switchable	GPIO21
0	1
★ Non SG	1

Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
★ SPI	1	1

Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	PCH (I/8) SATA, HDA, SPI, LPC, XDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		0.1
Customer	VIJBI M/B LA-A041P Schematic			
Date	Wednesday, March 13, 2013	Sheet	13	of 52




	GPIO67 DGPU_PSRNT#
DIS, Optimus	0
UMA	1




Pull down 10K ohm for using internal Clock

Reserve for EMI please close to PCH





Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	PCH (2/8) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Customer	V1JBI M/B LA-A041P Schematic	0.1			
Date:	Wednesday, March 13, 2013	Sheet	14	of 52	




not support Deep S4,S5 mux with SUS\_PWR\_DN\_ACK

not support AMT APWROK can mux with PWROK (check list1.0 P.40)




4mil width and place within 500mil of the PCH




No use PH 10K +3VALW

Ring Indicator CRB1.0 PH 10K +3VALW

SAGE 3G





For EMI



System Power Management

是否改為NC




not support Deep S4,S5 DPWROK mux with RSMRST# check list1.0 P.42


Can be left NC when IAMT is not support on the platform

not support Deep S4,S5 can NC PCH EDS1.2 P.74

No use PH 10K +3VALW




DSOWDVREN - On Die DSW VR Enable  
 H : Enable internal DSW +1.05VS  
 L : Disable  
 Must always PH at +RTCVCC



CRB=>1k ohm  
 Follow Check List R1.5  
 +VCCSUS3\_3



CR CHKLST Rev2.0



tell PCH all power ok but cpu core

ALL power OK


Security Classification	Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date
		2012/06/02

Compal Electronics, Inc.	
PCH (3/8) DMI,FDI,PM	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number	V1JBI M/B LA-A041P Schematic
Date	Wednesday, March 13, 2013
Sheet	15 of 52

UMA Panel Backlight ON/OFF





Delete LVDS function

LVDS disable:  
DATA/Clock/Control can NC  
VCC\_TX\_LVDS,VCCA\_LVDS connected to GND


CRT disable:  
DATA/Clock/Control can NC  
DAC\_IREF still need PD  
VCCADAC connected to +3VS

For CRT diable  
=>Change 1K 0.5% to 5%



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	<b>PCH (4/9) LVDS,CRT,DP,HDMI</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date: Wednesday, March 13, 2013 Sheet 16 of 52		
Custom	<b>VIJBI M/B LA-A041P Schematic</b>	0.1			















Boot BIOS Strap			
	GPIO19	GPIO51	Boot BIOS Destination
GNT1# / GPIO51	0	1	Reserved
Internal PH	1	0	PCI
	1	1	SPI *
	0	0	LPC


只剩GPIO的功能沒有strap function  
不做GPIO要PH +3VS,如做GPIO PH +3VS

只剩GPIO的功能沒有strap function +3VS  
無須PH(Internal PH),如做GPIO PH +3VS




DMI,FDI Termination Voltage	
DF_TV5	Set to Vcc when HIGH
	Set to Vss when LOW



DG1.2 CRB1.0 PH 2.2K series 1K For 2012 support



CLOSE TO THE BRANCHING POINT



Some PCH config not support USB port 6 & 7.



Sensor Hub USB Connector


Touch Screen

Bluetooth

Debug Port

CMOS Camera

CMOS Camera




HDA\_SYNC PH(PLL =+1.5VS)



**GPIO28**

**On-Die PLL Voltage Regulator**

This signal has a weak internal pull up  
 \* H : On-Die PLL voltage regulator enable  
 L : On-Die PLL Voltage Regulator disable





**Deep S4,S5 wake event signal  
 RTC alarm,Power BTN,GPIO27  
 PCH\_GPIO27 (Have internal Pull-High)**




**SATA2GP/GPIO36,SATA3GP/GPIO37**  
 1.Used as for Mechanical Presence detect -  
 Use a weak external pull-up (150K-200k Ohms) to Vcc3\_3  
 or use 10K external pull-up that is enabled only  
 after PLTRST# de-assertion.

2.Used as GP Input (Pin HW default) -  
 Ensure GPI is not driven high during strap sampling window

3.Unused as GPIO or SATA\*GP -  
 Use 8.2K-10K pull-down to ground.



**GPIO24 Unmultiplexed**  
 NOTE: GPIO24 configuration  
 register bits are not cleared by  
 CRB9h reset event.  
 CRB1.0 PH10K to +3VALW




No use PH 10K +3V5  
 No use PH 10K +3V5  
 No use PH 10K +3V5


No use PH +3VALW  
 No use PH +3VALW EC LID SW OUT  
 No use PH +3V5

No use PH 10K +3V5  
 CRB1.0 PH 10K +3VALW  
 No use PD 10K to GND  
 No use PH 10K +3VALW  
 No use PH 10K +3V5  
 No use can NC(+3VS power plane)

Can't PH  
 Can't PH  
 No use PH 10K +3V5 Optimus(L)/ non optimus(H)  
 No use PH 10K +3V5  
 No use PH 10K +3V5  
 SATA5GP&TEMP\_ALERT# CRB PH 10K +3V5  
 No use PH +3VALW



	GPIO38 OPTIMUS_EN#
Muxless	0
nonMuxless	1




	GPIO24 PCH_GPIO24
DDR3L(V1JV1)	0
DDR3	1

GPIO36/GPIO37 is Strap functionality  
 that requires internal pull down to be sampled at rising PWROK.  
 When uses as SATA2GP/SATA3GP for mechanical presence detect  
 -use a external pull up 150K-200k ohm to Vcc3\_3  
 When used as GP input  
 -ensure GPI is not driven high during strap sampling window  
 When Unused as GPIO or SATA\*GP  
 -use 8.2K-10K pull-down  
 check list page 47


U37F	BMBUSY# / GPIO0	T7	
	TACH1 / GPIO1	A42	
	DGPU_HPD_INT#	H36	
	TACH2 / GPIO6	E38	
	TACH3 / GPIO7	C10	
	GPIO8		
	LAN_PHY_PWR_CTRL0/GPIO12	C4	
	GPIO15	G2	
	SATA4GP / GPIO16	U2	
	TACH0 / GPIO17	D40	
	SCLK0 / GPIO22	T5	
	GPIO24 / MEM_LED	E8	
	GPIO27	E16	
	GPIO28	P8	
	STP_PC# / GPIO34	K1	
	GPIO35	K4	
	SATA2GP / GPIO36	V8	
	SATA3GP / GPIO37	M5	
	SLOAD / GPIO38	N2	
	SDATAOUT0 / GPIO39	M3	
	SDATAOUT1 / GPIO48	V13	
	SATA5GP / GPIO49	V3	
	GPIO57	D6	
	VSS_NCTF_1	A4	
	VSS_NCTF_2	A44	
	VSS_NCTF_3	A45	
	VSS_NCTF_4	A46	
	VSS_NCTF_5	A5	
	VSS_NCTF_6	A6	
	VSS_NCTF_7	B3	
	VSS_NCTF_8	B47	
	VSS_NCTF_9	BD1	
	VSS_NCTF_10	BD49	
	VSS_NCTF_11	BE1	
	VSS_NCTF_12	BE49	
	VSS_NCTF_13	BF1	
	VSS_NCTF_14	BF49	

COUGARPOINT\_FCBGA989-D  
 SA00005AG10 S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABO!  
 HM77@



SW base on TPM table to detect HW TPM status

TPM Status	GPIO69	GPIO70
HW, SW without support TPM	0	0
Infineon TPM SLB9655	0	1
X	1	0
X	1	1



INIT3\_3V Check list1.0 P.59  
 This signal has weak internal  
 PU, can't pull low,leave NC


TS\_VSS1-4  
 PD to GND


PECI CPU-EC  
 CTRL+ALT+DEL  
 non CPU power ok  
 130c shut sown

SA000059110 / ELPIDA DDR3L-1333  
 SA00005FV10 / HYNIX DDR3L-1333  
 SA00005HT80 / ELPIDA DDR3L-1600


	GPIO39	GPIO23	GPIO22
DDR3L-1333	0	0	0
DDR3L-1333	0	0	1
DDR3L-1333	0	1	0
DDR3L-1333	0	1	1
DDR3L-1600	1	0	0
DDR3L-1600	1	0	1
DDR3L-1600	1	1	0
DDR3L-1600	1	1	1

DDR3L-1333  
 DDR3L-1333  
 DDR3L-1333  
 DDR3L-1333  
 DDR3L-1600  
 DDR3L-1600  
 DDR3L-1600








**On-Die PLL Voltage Regulator**  
**H : On-Die PLL voltage regulator enable**  
**VCCFDIPLL, VCCAPLLEXP, VCCAPLLDM12, VCCAPLLSATA**




**On-Die PLL Voltage Regulator**  
**H : On-Die PLL voltage regulator enable**  
**VCCFDIPLL, VCCAPLLEXP, VCCAPLLDM12, VCCAPLLSATA**





**VCCVRM ==> 1.5V FOR MOBILE**  
**VCCVRM ==> 1.8V FOR DESKTOP**  
**VCCVRM = 160mA detal waiting for newest spec**  
**HDA\_SYNC PH(PLL =+1.5VS)**



PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltage
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)





Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	<b>PCH (8/9) PWR</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	VIJBI M/B LA-A041P Schematic				Rev
Date	Wednesday, March 13, 2013				1.0
Sheet	20				of 52





Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	<b>Compal Electronics, Inc.</b> <b>PCH (9/9) VSS</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>VIJBI M/B LA-A041P Schematic</b> Date: Wednesday, March 13, 2013 Sheet 21 of 52
				Rev 0.1


# Panel POWER CIRCUIT




## eDP PANEL Conn.



## SAGE 3G





## Touch Screen










JEDP1


I-PEX\_20455-030E-12\_30P-T



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	LVDS Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Wednesday, March 13, 2013	Sheet	22 of 52
Customer	V1JB1 M/B LA-A041P Schematic				Rev 0.1




Micro HDMI connector  
PCB Footprint : E-T\_0733K-S19M-00R\_19P-T-S





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	V1JB1 M/B LA-A041P Schematic
				Date:	Tuesday, March 26, 2013
				Sheet	23 of 52

# For Wireless LAN




Without Support ISCT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				On Board WLAN	
Size	Custom	Document Number	V1JB1 M/B LA-A041P Schematic		Rev 0.1
Date:	Wednesday, March 13, 2013	Sheet	24	of	52




# For mSATA




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Wednesday, March 13, 2013
				Sheet	25 of 52
				mSATA HDD Connector	
				V1JB1 M/B LA-A041P Schematic	

# TPM







**TPM - Infineon  
SA00005XH40  
S IC SLB9655TT1.2 FW4.31 TSSOP 28P TPM**




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				0.1
				Date: Wednesday, March 13, 2013
				Sheet 26 of 52

**TPM Infineon-SLB9655**  
V1JB1 M/B LA-A041P Schematic




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/13	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>V1JB1 M/B LA-A041P Schematic</b>
Date:	Tuesday, March 26, 2013	Sheet	27	of	52
Rev	0.1				



Security Classification		Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date	2012/06/02
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			

Compal Electronics, Inc.			
Title: EC ITE-IT8518			
Part No: V1JB1 M/B LA-A041P Schematic			
Customer:	Document Number:	Rev:	0.1
Date: Wednesday, March 13, 2013	Sheet:	28	of 52

# FAN Conn




JFAN1 conn  
 SP01000Q810  
 ACES\_50208-0040N-001\_4P  
 S H-CONN ACES 50208-0040N-001 4P P.8


## 定位孔



## Thermal module




## mSATA Stand-Off



## 3G Stand-Off














## 螺孔














SAGE 3G DVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title FAN,Screw Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Customer V1JB1 M/B LA-A041P Schematic	Rev 0.1
Date:	Wednesday, March 13, 2013	Sheet	29	of 52	





For Sensor Orientation Setting (303I, 303m, 303n)=(PA1, PA2, PA3)= 1,0,0  
(4200I, 4200m, 4200n)=(PA4, PA5, PA6)= 1,1,0









# Card Reader



SAGE 3G PVT








Reserve for EMI  
please close to JREAD1










Close to connector

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader RTS5209
Size	Document Number	Date		Rev
Custom	V1JB1 M/B LA-A041P Schematic	Wednesday, March 13, 2013		0.1
Date			Sheet	of
			32	52











Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IO Board ( Audio / WIN / RST / LED )
Date: Thursday, March 14, 2013				Rev 0.1




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				V1J1B1 M/B LA-A041P Schematic
Date: Wednesday, March 13, 2013				Rev 0.1
Sheet 34 of 52				



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	<b>DCIN/PRECHARGE</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Date:	<b>SAGE 3G</b>
				Sheet	35 of 52



PH11 near 風扇  
PH2 near charger




PH9 under CPU bottom side :  
CPU thermal protection at 92 degree C

For 45W adapter==>action 48W , Recovery 37W

此電容要靠EC pin

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	<b>BATTERY CONN / OTP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date:		
Custom	SAGE 3G	1.0	Sheet 36 of 52		


for reverse input protection



100ppm  
PR303  
0.02\_1206\_1%

Vin Detector			
	Min.	Typ	Max.
VIN	17.26V	19.06V	22.66V
ACDET	2.4V	2.65V	3.15 V
ILIM and external DPM			
	Min.	Typ	Max.
	3.906A	3.966A	4.027A


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	SAGE 3G		Rev	1.0
Date:	Sheet 37 of 52				



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	SAGE 3G	1.0
				Date:	Sheet 38 of 52	


$I_{peak}=12.2A$  ;  $I_{max}=8.54A$  ;  $I_{ocp}=14.64A$   
 $\Delta I=3.23 \Rightarrow 1/2\Delta I=1.62A$  ( $F=285K$  Hz)  
 $R_{ds(on)}=14m\ \Omega$  (max) ;  $R_{ds(on)}=11.5m\ \Omega$  (typical)  
 $I_{limit\_min}=(18.7K*10uA)/(14m)=13.36A$   
 $I_{limit\_max}=(18.7K*10uA)/(11.5m)=16.26A$   
 $I_{ocp}=I_{limit}+1/2\Delta I=14.97\sim 17.88A$

2012/08/01



STATE	S3	S5	1.35VP	VTT_REFP	0.675VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.05VS_VTTP Document Number SAGE 3G Rev 1.0
			Sheet	40 of 52



VID [0]	VID [1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network





For ULV 17W 1+1  
**CPU\_CORE LL= -2.9mΩ, Iocp\_cpu=39.6A**  
**VGFX\_CORE LL= -4.6mΩ, Iocp\_gfx=21.6A**

**PR810= 24.9 Kohm=>Freq= 400KHz**


**Rds(on)=2.7m-3.3m ohm**

For 17 W 1+1  
**CPU\_CORE LL= -2.9mΩ, OCP ~40A**  
**VGFX\_CORE LL= -3.9mΩ, OCP ~34A**

Close Phase 1 choke

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>CPU CORE/VGFX CORE</b> SAGE 3G Rev 1.0
Date:	Sheet	42	of	52


**PWR Rule 17W@ULV(CR BGA1023\_GT2) CPU2.9m GfX3.9m**  
**CPU 330uF/9m \*3, 22uF(0805) \*12, 2.2uF(0402)\*16**  
**GFX 330uF/9m\*2, 22uF(0805)\*6, 10uF(0603)\*6, 1uF(0402)\*11**  
**1.05V 330uF\*2,10uF(0603)\*10,1uF(0402)\*26**




**ESR=9m ohm**

**Vaxg**

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed




**ESR=9m ohm**




For BOT side

For TOP side

**ESR=9m ohm**




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	<b>CPU CORE CAP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	<b>SAGE 3G</b>	1.0			
Date:		Sheet	43	of	52




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>LED Converter</b>			
Issued Date	2011/06/13	Deciphered Date	2012/06/13				Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	SAGE 3G	Rev	0.1
				Date:	Wednesday, March 13, 2013	Sheet	44

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Design Change.	Design Change of IC Application.	0.2	38	Add @PR410.@PR414 to SD028100180(S RES 1/16W 1K +-5% 0402) Add @PC429 to SE075472K80(S CER CAP 4700P 25V K X7R 0402) Add @PC428 to SE075472K80(S CER CAP 0.047U 25V K X7R 0402) Add PR412.@PR413.PR415 to SD028000080(S RES 1/16W 0 +-5% 0402)	2012/12/13	DVT
2	Design Change.	Design Change of IC Application.	0.2	44	Delete PC1413.	2012/12/13	DVT
3	Add Adapter Detection Circuit.	Design Change of DC Jack Application.	0.2	35 37	Add PR325 to SD028000080(S RES 1/16W 0 +-5% 0402) Add PR321.PR323 to SD028100380(S RES 1/16W 100K +-5% 0402) Add PQ307 to SB201440000(S TR PDTA144EU PNP SOT323) Add PQ308 to SB301150200(S TR PDTC115EU NPN SOT323)	2012/12/13	DVT
4	Design Change.	Design Change of IC Application.	0.2	42	Change PC831 to SE075682K80(S CER CAP 6800P 25V K X7R 0402) Change PC832 to SE071560J80(S CER CAP 56P 50V J NPO 0402)	2012/12/24	DVT
5	Change Component Part Number.	Factory lack of material.	0.2	44	Change PL1401 to SH000006J80 (S COIL 4.7UH +-20% PCMC063T-4R7MN 5.5A)	2012/12/24	DVT
6	Change Component Part Number.	Factory lack of material.	0.2	42	Change PC841 to SGA00007I00 (S POLY C 33U 25V M D2 ESR60M TQC H1.9)	2012/12/26	DVT
7	Change Component Part Number.	X1 Code.	0.2	44	Change PD1402 to SCS00005Y00 (S SCH DIO SBR3U40P1-7 POWERDI123-2)	2012/12/26	DVT
8	Design Change.	Design Change of IC Application.	0.3	38	Delete PR412.PR413.PR415.	2012/01/29	PVT
9	Design Change.	Design Change of IC Application.	0.3	38	Change @PR410.@PR414.@PC428.@PC429 to PR410.PR414.PC428.PC429.	2012/01/29	PVT
10	Design Change.	Design Change of IC Application.	0.3	38	Change PC428 to SE075682K80(S CER CAP 6800P 25V K X7R 0402) Change PC429 to SE072103Z80(S CER CAP .01U 25V Z Y5V 0402)	2013/02/22	PVT
11	Design Change.	Design Change of Adapter Detection.	0.4	37	Change PQ307 to SB000009Q80(S TR 2N7002KW 1N SOT323-3) Add PR325 to SD028100380(S RES 1/16W 100K +-5% 0402)	2013/02/23	Pre MP

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	Date of EOP	Title	<b>PIR (PWR)</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				EG51_HX M/B LA-9491P Schematics	1.0
				Date:	Sheet 45 of 52




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	<b>POWER TREE</b>
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number <b>VLJBI MIB LA-A041P Schematic</b> Date: Wednesday, March 13, 2013 1 Sheet 46 of 52
				Rev 0.1



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	POWER TREE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V1JBI MIB LA-A041P Schematic	0.1
				Date: Wednesday, March 13, 2013	Sheet 47 of 52


# V1JV1 CLOCK MAP



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title <b>CLOCK MAP</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>V1JV1 M/B LA-A041P Schematic</b>	Rev 0.1
			Date: Wednesday, March 13, 2013	Sheet 48 of 52



# SMBUS Block Diagram



## EC SM Bus1 address

Device	Address
Smart Battery	XX XXXX XXXX b
DCIN / Charge	13 0001 001X b

## EC SM Bus2 address

Device	Address
DDR Thermal sensor	99 1001 101X b
Thunderbolt	29 0010 100X b(CIO P1)
	2B 0010 101X b(CIO P2)
	2D 0010 110X b(CIO P3)
	2F 0010 111X b(CIO P4)

## PCH SM Bus address

Device	Address
ST sensor HUB	XX XXXX XXXX b

## PCH SM Bus address(Link 1)


Device	Address
DDR Thermal sensor	99 1001 101X b
Thunderbolt	29 0010 100X b(CIO P1)
	2B 0010 101X b(CIO P2)
	2D 0010 110X b(CIO P3)
	2F 0010 111X b(CIO P4)

## Sensor HUB SM Bus address

Device	Address
Gyroscope	D1 1101 000X b
	D3 1101 001X b
E-compass + G sensor	33 0011 001X b
ALS sensor	21 0010 000X b

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>V1J1 M/B LA-A041P Schematic</b>
				Rev 0.1
				Date: Wednesday, March 13, 2013 Sheet 49 of 52

# V1JB1 SYSTEM Diagram



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/06/02	Title <b>SYSTEM MAP</b>
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number <b>V1JB1 M/B LA-A041P Schematic</b> Date: Wednesday, March 13, 2013 Sheet 50 of 52

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
------	-------	-------	------	------------------	-------------------	----------------------	------

- DVT**
- Add net " IO/B\_DET" to detect IO/B  
- Avoid thermal sensor wrong action by remote mode cause system auto shut down
  - Add 3 clips at ext USB area (RF requirement)
  - Move D\_LOCK pull up resistor from IO/B to M/B side (Reserve function)
  - Move ON/OFFBTN# circuit from IO/B to M/B side(Sub/B just SW BTN only)
  - Change R960 to 8.2k ohm (Board ID update)
  - Change RP19, RP20 package to R\_0402\*8 (HDMI signal fine tune requirement)
  - Change C451,C450 BOM structure to XEMC@
  - Delete R78 for layout components reduce
  - Change SIM Card Connecotor as MOLEX\_503960-0694 (ME requirement)
  - Change C548 to 0 ohm resistor (3G power from +3VS, not +3VALW)
  - Base on crystal vender suggest, change C756, C757 to 15pF, C744 & C745 to 12pF

- PVT**
- Add test point at CPU pin B22, A19, B14, A11, B10, B6 (DFB requirement)
  - Modify EC\_RST# circuit for Reset Button (Dual Mosfet)
  - Add ODT1, CKE1, CS1# net to DDR for 8Gb DRAMs
  - Remove EC\_ON, MAINPWON net from JIO1 (un-used net)
  - Change R960 to 18k ohm (Board ID update)
  - Change R185, R186, R720 to short pad
  - Change R637 to 33 ohm (3G PWR SEQ)
  - Reserve 0 ohm resistor to GND for sensor PB13 as ST suggestion
  - Remove Screw "H18" (ME outline modify)
  - Unstuff 3G power switch circuit (un-used -> 3G power source tie to +3VS directly)
  - Add 3G@ BOM option for WiFi only sku
  - Change R499, R503, R504 from 10k to 100k for DS5 power consumption

- R10**
- Change RP43 part number from SD302220A00(22 ohm) to SD309220A80 (22 ohm) for Green BOM request
  - Unstuff component of reserve circuit (un-used function) ->  
R503, Q7 (SIM\_DET# to EC), R504 (EC\_3G\_ON\_OFF#), R260, R311, R505, C407 (3G Ext. RST#)
  - Change R960 to 33k ohm (Board ID update)
  - Unstuff R485 to avoid leakage to wlan module ( 3G provide power when S3/DS3)
  - Unstuff SW5 (for test phase only, MP remove)
  - Update PCB PN to R10
  - As source request (cancel vender-Cheng Hann), change below parts-
    - Change L23 PN from SM01000AX00 to SM01000EP00
    - Change L3, L4, L36, L38, L39, L40, L53, L68 PN from SM070001600 to SM070001E00
    - Change L52 PN from SM070001310 to SM070001E00

- R20**
- Add USB switch to 3G USB signals for avoid DS3 leakage
  - Delete Q7, R503 (un-used component)
  - Rename EC\_SIM\_DET# to EC\_3G\_PWR\_EN# (correct net name to meet actual function)
  - Change EC GPD7 (U53.M12) to EC\_3G\_USB\_ON for 3G USB switch
  - Change R960 to 56k ohm (Board ID update)
  - Update PCB PN to R20

Security Classification	Compal Secret Data			Title			<b>Compal Electronics, Inc.</b>		
Issued Date	2011/06/13	Deciphered Date	2012/06/13	Revision			<b>EE P.I.R</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER				Document Number			Rev		
				Date			Sheet		
				Tuesday, March 26, 2013			51 of 52		
				Customer			VIJBI M/B LA-A041P Schematic		
							0.1		

**PCB**

ZZZ1 LA-A041P MB Rev0: DAA0006P000  
 LA-A041P MB Rev1: DAA0006P010  
 LA-A041P MB Rev2: DAA0006P020  
 LA-A041P REV2  
 DAA0006P020

**WLAN/BT Module**

U1 LIONMD222@  
 PK29S004B00  
 S\_W/L\_MOD WCBN3501A W/BT MD222 ABO!  
 WCBN3501A W/BT MD222

**CPU**

UCPU1 S IC AV8063801058401 SR0N9 L1 1.8G ABO!  
 I33217@ SA00005L5C0  
 AV8063801058401 SR0N9 L1 1.8G ABO!

UCPU1 S IC AV8063801058002 SR0N8 L1 1.7G ABO!  
 I53317@ SA00005K6B0  
 AV8063801058002 SR0N8 L1 1.7G ABO!

UCPU1 S IC AV8062701313000 SR0U3 J1 1.4G ABO!  
 I32365M@ SA00005UH40  
 AV8062701313000 SR0U3 J1 1.4G ABO!

UCPU1 S IC AV8063801119500 SR0XF L1 1.9G ABO!  
 I33227@ SA00006D990  
 AV8063801119500 SR0XF L1 1.9G ABO!

UCPU1 S IC AV8063801129900 SR0XL L1 1.8G ABO!  
 I53337@ SA00006D860  
 AV8063801129900 SR0XL L1 1.8G ABO!

UCPU1 S IC AV8062701313100 SR0U4 J1 1.5G ABO!  
 I32375M@ SA00006ED50  
 AV8062701313100 SR0U4 J1 1.5G ABO!

SAGE 3G

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Option Component		Rev 0.1
Date:	Thursday, March 14, 2013	Sheet	52	of	52	