

ZZZ1




PCB
14*DAZ@

ZZZ2



LA-7011P
14*DA@

ZZZ3




LS-7011P
14*DA@

ZZZ4



LS-7013P
14*DA@

ZZZ5



LS-7014P
14*DA@

Compal Confidential

Schematics Document

PAW10

Montevina

with Intel Cantiga + ICH9 core logic

REV:1.0A

2010-12-24

Security Classification	Compal Secret Data			<i>Compal Electronics, Ltd.</i>		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA7011P	1.0
Date: Friday, December 24, 2010				Sheet	1	of 41

Clock Generator
SLG8SP556VTR
page16

Mobile Penryn
uPGA-478 CPU
page4, 5, 6

For 14"
LS-7011P 4PIN PWR/B
LS7013P Audio/B
LS7014P Touch/B

For 15"
LS-7012P 8PIN PWR/B
LS7013P Audio/B
LS7014P Touch/B

H_A#(3..35)
H_D#(0..63)
FSB
667/800MHz

CRT Connector
page21

LVDS Connector
page22

Intel Cantiga GMCH
GM45
uFCBGA 1329
page 7, 8, 9, 10, 11, 12, 13

DDR3-SO-DIMM X2
BANK 0, 1, 2, 3
page 14,15
up to 4G

DMI *4
C-Link

Intel ICH9-M
page 17, 18, 19, 20

Wire Less Mini card Slot 1
page23

6*PCL-E BUS

SPI ROM BIOS

AR8151/8152
10/100/Giga LAN
page24

RJ45 CONN
page25

EC
ENE KB926 E0
page27

LPC BUS

Int.KBD
page32

SPI ROM BIOS
page28

Touch Pad
page32

Audio Codec
CONEXTAN
CX20671
page26

2Channel Speaker
page26

Analog MIC_Int
page26

CMOS Camera
page22

BlueTooth CONN
page30

USB CONN X1(Right)
page29

USB PORT X1(Left)
page29

USB PORT X1(Left)
page29

Audio Jack SB CONN
HP X 1+
MIC_Ext X1
Card Reader RTS5139
page30

SATA HDD CONN
page28

SATA ODD CONN
page32

Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
Custom	LA7011P			
Date:	Friday, December 24, 2010	Sheet	2	of 41

Compal Electronics, Inc.

MB Block Diagram

DDR3 Voltage Rails

power plane	+B	+5VALW +3VALW	+1.5V	+5VS
				+3VS
State				+1.5VS
				+CPU_CORE
				+VGA_CORE
				+1.8VS
				+0.75VS
				+1.05VS
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

SMBUS Control Table

	SOURCE	BATT	KB926	SODIMM	CLK CHIP	WLAN WWAN	ICH9	Thermal
EC_SMB_CK1	KB926	V	X	X	X	X	X	X
EC_SMB_DA1	+3VALW	+3VALW						
EC_SMB_CK2	KB926	X	X	X	X	X	X	V
EC_SMB_DA2	+3VALW							+3VS
ICH_SMBCLK	ICH	X	X	V	V	V	X	X
ICH_SMBDATA	+3VALW			+3VS	+3VS	+3VALW		

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM	A0	10 100000
DDR SO-DIMM	A4	10 100100
LOCK GENERATOR (EXT.)	D2	11 010010

@ FUNCTION


Structure	Description	NON-USE
45@	45 BOM	
BT@	Blue Tooth function	
CMOS@	CMOS CAMERA function	

PCIE PORT LIST




PORT	DEVICE
1	LAN
2	
3	WLAN
4	
5	
6	
7	
8	

USB PORT LIST

PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	
4	CARD READER
5	WIRELESS
6	BT
7	USB PORT (ESATA)
8	
9	
10	
11	
12	
13	




PVT ESD solution. Please close to R715




H_THERMDA, H_THERMDC routing together, Trace width / Spacing = 10 / 10 mil

XDP Reserve for debug, Please close to CPU side




10/01 Add for reduce noise





Place closely pin C1

09/16 Add C834 For ESD



Place closely pin C20


Security Classification				Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2010/09/10		Deciphered Date		2010/08/19		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
								LA7011P		1.0			
Date:								Friday, December 24, 2010		Sheet 4 of 41			





FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0



TRACE CLOSELY CPU < 0.5"

COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)
 COMP1, COMP3 layout : Width 5mils and Space 25mils (55Ohms)
 layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs




09/29 Add for power noise







NEAR PIN B26

20mils






The trace width/space/other is 18/7/25.

Layout Note:
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.






PVT Change C82 and C94 from SF000002000 to SGA19331D10.




CPU_VID0
CPU_VID1
CPU_VID2
CPU_VID3
CPU_VID4
CPU_VID5
CPU_VID6

Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn(3/3)-PWR+Bypass
Size	Document Number	Rev	LA7011P	
Customer	LA7011P	1.0	Friday, December 24, 2010	
Date:	Friday, December 24, 2010	Sheet	6	of 41






PVT ESD solution.
 Please close to R23




Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom Document Number LA7011P Date: Friday, December 24, 2010 Sheet 7 of 41

Strap Pin Table

CFG[2:0]	011 = FSB667 010 = FSB800 000 = FSB1067
CFG5 Internal pull-up	0 = DMI x 2 1 = DMI x 4 * (Default)
CFG6 Internal pull-up	0 = ITPM Host Interface is enabled can support disble by SW. 1 = ITPM Host Interface is Disabled * (Default)
CFG7 Internal pull-up	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality * (Default)
CFG9 Internal pull-up	0 = Lane Reversal Enable 1 = Normal Operation * (Default)
CFG10 Internal pull-up	0 = PCIe Loopback Enable 1 = Disable * (Default)
CFG[13:12] Internal pull-up	01 = All Z Mode Enabled 10 = Reserved 11 = XOR Mode Enabled 00 = Normal Operation * (Default)
CFG16 Internal pull-up	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled * (Default)
CFG19 Internal pull-down	0 = Normal Operation 1 = DMI Lane Reversal Enable * (Default)
CFG20 Internal pull-down (PCIe/SDVO select)	0 = Only PCIe or [SDVO/DP/HDMI] is operational. * (Default) 1 = PCIe/[SDVO/DP/HDMI] are operating simu.



U3B	M36 RSV1D	M36 RSV2D	M36 RSV3D	M36 RSV4D	M36 RSV5D	M36 RSV6D	M36 RSV7D	M36 RSV8D	M36 RSV9D	M36 RSV10D	M36 RSV11D	M36 RSV12D	M36 RSV13D	M36 RSV14D	M36 RSV15D	M36 RSV16D	M36 RSV17D	M36 RSV18D	M36 RSV19D	M36 RSV20D	M36 RSV21D	M36 RSV22D	M36 RSV23D	M36 RSV24D	M36 RSV25D
U3B	B31 RSV15	B31 RSV16	B31 RSV17	AY21 RSV20	BG23 RSV22	BG23 RSV23	BG23 RSV24	BG23 RSV25	BG23 RSV26	BG23 RSV27	BG23 RSV28	BG23 RSV29	BG23 RSV30	BG23 RSV31	BG23 RSV32	BG23 RSV33	BG23 RSV34	BG23 RSV35	BG23 RSV36	BG23 RSV37	BG23 RSV38	BG23 RSV39	BG23 RSV40	BG23 RSV41	BG23 RSV42



Layout Note:
+DDR_MCH_REF trace width and spacing is 20/20.
CLOSE TO PIN.AV42

For DDR3 : 1.5V power rail
For DDR2 : 1.5V power rail

For Crestline: 20ohm
For Calero: 80.6ohm
For Cantiga: 80.6ohm

SM_DRAMRST# is only for DDR3.
DDR2 left it No Connect

For independent Power Rail : connect to PWM CORE VII
For Common Power Rail : left it No Connect



For AMT function

SDVO_CTRLDATA (Internal pull-down) = 0 = SDVO interface disabled * (Default)
= 1 = SDVO interface enabled

DDPC_CTRLDATA (Internal pull-down) = 0 = Digital display (iHDMI/DP) interface disabled * (Default)
= 1 = Digital display (iHDMI/DP) interface enabled

Notice: Please check HDA power rail to select HDA controller.


Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	2010/08/19
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Sheet	1	Document Number	LA7011P	
Date	Friday, December 24, 2010	Sheet	8	of 41



CANTIGA_ES_FCBGA1329
GM450


CANTIGA_ES_FCBGA1329
GM450

Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(3/7)-DDR3 A/B CH Document Number LA7011P Date: Friday, December 24, 2010 Sheet 9 of 41




For Cantiga: 2.37kohm
 For Crestline: 2.4kohm
 For Calero: 1.5kohm


Note: All LVDS data signals/and it's compliments should be routed Differentially





Place the resistor within 500mils (1.27mm) of the (G)MCH PEGCOMP trace width and spacing is 20/25 mils.




Please check Power source if want support IAMT



Layout Note: Place 150 Ω termination resistors close to GMCH




10/01 change R74, R75 from 30ohm to 33ohm




For Cantiga: 1.02kohm
 For Crestline: 1.3kohm
 For Calero: 255ohm


Security Classification	Compal Secret Data			Compal Electronics, Inc. Cantiga(4/7)-VGA/LVDS		
Issued Date	2010/09/10	Deciphered Date	2010/08/19			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	1.0
				Date:	Friday, December 24, 2010	Sheet 10 of 41



Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(6/7)-VCC-1	
Size	Document Number	Date		Sheet	Rev
	LA7011P	Friday, December 24, 2010		12	1.0




- <-> DDR_A_D[0..63]
- <-> DDR_A_DM[0..7]
- <-> DDR_A_DQS[0..7]
- <-> DDR_A_DQS#0[0..7]
- <-> DDR_A_MA[0..14]




For Arranale only +VREF_DQ_DIMMA supply from a external 1.5V voltage divide circuit.
07/17/2009

Place closely pin JDIMM1.30



1224 Change C639 to @ for download image fail issue

Layout Note:
Place near DIMM




VDDQ(1.5V) =
 $3 * 330\mu\text{f} / 12\text{m ohm (TOTAL FOR 2 SO-DIMMS)}$
 $6 * 0603 10\mu\text{f (PER CONNECTOR)}$

VTT(0.75V) =
 $3 * 0805 10\mu\text{f} \ 4 * 0402 1\mu\text{f}$

VREF =
 $1 * 0402 0.1\mu\text{f} \ 1 * 0402 2.2\mu\text{f}$

VDDSPD (3.3V) =
 $1 * 0402 0.1\mu\text{f} \ 1 * 0402 2.2\mu\text{f}$







DDR3 SO-DIMM A H=4mm Reverse type

Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.	
				Document Number	
				LA7011P	
				Date: Friday, December 24, 2010	
				Sheet 14 of 41	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB	
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz	
0	0	0	266	100	33.3	14.318	96.0	48.0	
0	0	1	133	100	33.3	14.318	96.0	48.0	
0	1	0	200	100	33.3	14.318	96.0	48.0	
0	1	1	166	100	33.3	14.318	96.0	48.0	
1	0	0	333	100	33.3	14.318	96.0	48.0	
1	0	1	100	100	33.3	14.318	96.0	48.0	
1	1	0	400	100	33.3	14.318	96.0	48.0	
1	1	1	Reserved						






- CPU
- NB
- NB(96MHz)
- NB_SSC(100MHz)
- MCH_PEGPLL
- WLAN
- LAN
- ICH-DMPCIE
- ICH-SATA

SRC PORT LIST




PORT	DEVICE
SRC0	MCH_DREFCLK
SRC2	MCH_3GPPLL
SRC3	
SRC4	
SRC6	
SRC7	PCIE_WLAN1
SRC8	
SRC9	PCIE_LAN
SRC10	PCIE_ICH
SRC11	PCIE_SATA

REQ PORT LIST


PORT	DEVICE
REQ_3#	
REQ_4#	
REQ_6#	
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPPLL




For ITP_EN, 0 = SRC8/SRC8#; 1 = ITP/ITP#
 For PCI4_SEL, 0 = Pin24/25 : DOT96 / DOT96#
 Pin28/29 : LCDCLK / LCDCLK#
 1 = Pin24/25 : SRC_0 / SRC_0#
 Pin28/29 : 27M/27M_SS






A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*




09/16 Add C858 For ESD
Place closely pin C14



Place closely pin D4



Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*



XOR Chain Entrance Strap









ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIe port config bit 1

Flash Descriptor Security Override Strap

GPIO33	Low= Descriptor Security override	High= Default* (Internal pull-up)


SATA PORT LIST

PORT	DEVICE
0	HDD
1	ODD
4	
5	



PORT	DEVICE
1	LAN
2	WLAN


PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	
4	CARD READER
5	WIRELESS
6	BT
7	LEFT SIDE
8	
9	
10	
11	









10/01 Danson
Change D33 and D34 from
sC1H751H010 to sCS00000Z00 .

Security Classification	Compal Secret Data	
Issued Date	2010/09/10	Deciphered Date
		2010/08/19
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		




Compal Electronics, Inc.		
ICH9M(4/4)-POWER&GND		
Title	Document Number	Rev
	LA701P	1.0
Date:	Friday, December 24, 2010	Sheet 20 of 41





Pre MP ADD for ESD solution



Security Classification		Compal Secret Data		Title Compal Electronics, Inc. CRT Connector	
Issued Date	2010/09/10	Deciphered Date	2010/08/19		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA7011P
				Date: Friday, December 24, 2010	Rev 1.0
				Sheet 21	of 41




LCD POWER CIRCUIT




Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA	
Size B	Document Number			Rev 1.0	
				LA7011P	
Date:	Friday, December 24, 2010	Sheet	22	of 41	

Mini-Express Card for WLAN(Half)





Security Classification		Compal Secret Data		Compal Electronics, Inc. Mini-Card/DEBUG-PORT	
Issued Date	2010/09/10	Deciphered Date	2010/08/19		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title LA7011P	Rev 1.0
Date:	Friday, December 24, 2010	Sheet	23 of 41		



Atheros request can't disable LAN power


Atheros request reserve



Power On strapping



Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED1	H:SWR Switch mode regulator Select * AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	--

Place Close to LAN chip



Note 1 : 8152 no mount MDI3+, MDI3-, MDI2-, MDI2+ resistor and cap

Note 2 : C594, C577, C580, C599, reserved for EMI.



Customer Lan surge surge Suggestion Will used Semtech 3304N



	Pin4	Configure		Pin23	Configure
		R525	C559		
AR8152	VDDCT_REG		*	CLKREQn	*
AR8151	CLKREQn	*		LED [2]	

Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	LAN-AR8151/8152
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Size	Document Number	Rev		
Custom	LA7011P	1.0		
Date:	Friday, December 24, 2010	Sheet	24	of 41

9/27 Add it for avoid to be struck by lightning



Customer Lan surge Suggestion Will used BS-201N-LV

Place closely JRJ45







12/13 PreMP Add it for avoid to be struck by lightning












Near to near JRJ45.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_Transformer	
Size	Document Number	LA7011P		Rev	1.0
Date:	Friday, December 24, 2010	Sheet	25	of	41

CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).
An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).





Security Classification	Compal Secret Data	
Issued Date	2010/09/10	Deciphered Date
		2010/08/19


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
EC / FAN Conn		
Size	Document Number	Rev
Custom	LA7011P	1.0
Date:	Friday, December 24, 2010	Sheet 27 of 41


SPI Flash (16Mb*1)

FOR EC 16M SPI ROM



FOR EC 256K SPI ROM (NONShare ROM)



2010/09/24 Add U23 for NONShare SPI ROM.





SATA HDD Conn.





Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	HDD / SPI ROM / Hold	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA7011P	
				Date:	Friday, December 24, 2010
				Sheet	28 of 41
				Rev	1.0


PVT Change U19 and U27 part number from SA000039E00 to SA00002XX00




Pre MP ADD for ESD solution



Right USB Conn.









Left USB Conn.






Left2 USB Conn.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB ports/BT	
Size	B	Document Number	LA7011P		Rev
Date:	Friday, December 24, 2010	Sheet	29	of	41



ON/OFF switch



Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Jack & SW & BT Conn.
				Size
		LA7011P		1.0
Date: Friday, December 24, 2010		Sheet 30 of 41		




Pre MP Change SUSP pull high from +5VALW to +3VLP




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface
Size	Document Number	Rev		
Custom	LA7011P	1.0		
Date:	Friday, December 24, 2010	Sheet	31	of 41

Lid Switch




Kill Switch

STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON




PVT Change U32 part number from SA032120010 to SA000031C00

LED




INT_KBD Conn.



check connector & pin define.


CONN PIN define need double check

To TP/B Conn.




ODD Power Control

11/05 Add this function.



SATA ODD Conn.




Version change list (P.I.R. List)


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title				
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				HW PIR				
				Size	Document Number	Rev		
				Custpm	LA7011P	1.0		
				Date:	Friday, December 24, 2010			
				Sheet	33 of 41			

DC030006J00



Precharge detector
15.97V/14.84V FOR
ADAPTOR







ACIN

Precharge detector			
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V


BATT ONLY

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V

PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Rev 1.0
				Date:	Friday, December 24, 2010
				Sheet	35 of 41



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V



CC=0.25A~3A
 IREF=1.016*Icharge
 IREF=0.254V~3.048V
 VCHLIM need over 95mV

DIS CP mode (65W*85%)
 $V_{acli} = 2.39 * ((2.2K // 152K) / (2.2K // 152K + 21K // 152K)) = 0.25136V$
 $I_{inpu} = (1 / 0.02) * ((0.05 * V_{acli}) / (2.39 + 0.05))$
 where $V_{acli} = 0.25136V$, $I_{inpu} = 2.76293A$


PR70=21K
PR73=2.2K
PR42=20mohm

4cell : VDD
 3cell : GND


Connect to EC A/D Pin.
 <27> CHGVADJ



Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				1.0
Date:	Friday, December 24, 2010	Sheet	36	of
			41	



Security Classification				Compal Secret Data				Compal Electronics, Inc.					
Issued Date				2010/09/10		Deciphered Date		2010/08/19		Title		VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.													
Date: Friday, December 24, 2010										Sheet 38 of 41		Rev 1.0	



Security Classification		Compal Secret Data		Compal Electronics, Inc. 1.5VP/1.8VSP/0.75VSP	
Issued Date	2010/09/10	Deciphered Date	2010/08/19		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
Date:	Friday, December 24, 2010	Sheet	39 of 41	Rev	1.0

Version Change List (P. I. R. List) for Power Circuit

Page#	Title	Date	Request Owner	Issue Description	Solution Description
P35,37,39	Add capacities for EMI request	2010.11.12	EMI	EMI test fail	Add PC132,PC133,PC134,PC135,PC136,PC137
P37	Change resistance for EMI request	2010.11.12	EMI	EMI test fail	Change PR104 from 0 ohm to 2.2ohm
P35	Add one capacitor for prevent inrush current too large	2010.11.12	PWR	If there isn't add capacity, the MOS of PQ11 have damaged risk.	Add PC131 which value is 5600PF
P34	Add one transistor for improve design margin	2010.11.12	PWR	If there isn't add transistor, the design margin of PQ11 is not enough.	Add PQ44
P39	Change resistance for CPU loadline fine tuning	2010.11.12	PWR	For meet the load line of intel spec	Change PR138 from 4.3k to 4.75k
P35	Add one capacitor for improve ripple current	2010.11.12	PWR	For meet the ripple current spec of Compal	Add PC130

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title Power PIR	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Custom	Rev 1.0
				Document Number LA7011P	Date Friday, December 24, 2010