







PS-Note, CULV BLOCK DIAGRAM

<http://hobielatronika.net>


PCB STACK UP
8L


Top-GND-IN1-IN2-SVCC-IN3-GND-Bot






CPU_SEL	0	1
CPU0/1=133MHz (default)	CPU0/1=133MHz	CPU0/1=100MHz






Processor Compensation Signals

Layout Note: Place these resistors near Processor








Clocks
Thermal
Power Management
JTAG & MBP




DDR3 Compensation Signals

Layout Note: Place these resistors near Processor





JTAG MAPPING

Scan Chain (Default)	STUFF -> Ra, Rc, Re NO STUFF -> Rb, Rd
CPU Only	STUFF -> Ra, Rb NO STUFF -> Rc, Rd, Re
GMCH Only	STUFF -> Rd, Re NO STUFF -> Ra, Rb, Rc





Needs to confirm GPIO
For Processor Hot Control






HFM_VID : Max 1.4V
LFM_VID : Min 0.65V










VTT Rail Values are
Auburndal VTT=1.05V
Clarksfield VTT=1.1V
Max 15A


+VCC_GFX_CORE
Please note that +VCC_GFX_CORE
should be 1.05V in Arrandale




CPU_Arrandale_1.2G

POWER
DDR3 - 1.5V RAILS
PG & DM1








CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG

	1	0
CFG4 (Display Port Presence)	Disabled: No Physical Display Port attached to Embedded Display Port	Enabled: An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

ARRANDALE PROCESSOR (GND)




PROJECT : PS2
Quanta Computer Inc.

Size: Custom
 Document Number: <Doc>
 Date: Friday, April 30, 2010

PROCESSOR 7/7 (GND)

Rev: 1A
 Sheet: 9 of 44




IBEX PEAK-M (HDA, JTAG, SATA)











INTVRMEN - Integrated SUS 1.1V VRM Enable
 High - Enable Internal VRs




Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R651, R652, R650 & R653 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.






No stuff XTAL25_IN and XTAL25_OUT circuitry until integrated CG becomes PCH POR.






Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	1	0
SIT	0	0	1	0
SVT	0	1	0	0
SOVP	1	0	0	0



Model ID	MODEL_ID0	MODEL_ID1
13"	0	0
14"	0	1
15"	1	0
Default	1	1





SV_SET_UP 1-X High = Strong (Default)

PROJECT : PS2
Quanta Computer Inc.

Size Custom Document Number <Doc>
 Date: Wednesday, May 26, 2010 Sheet 13 of 44 Rev 1A

NC double check MODEL_ID1

IBEX PEAK-M (GND)





PROJECT : PS2
Quanta Computer Inc.

Size: Custom Document Number: <Doc> Rev: 1A
PCH 6/6 (GND)




Date: Friday, April 30, 2010 Sheet: 15 of 44




(3,6,17,33,35) 1.5VSUS
(2,3,10,11,12,13,14,17,18,19,20,21,22,23,25,26,28,29,31,32,34,35,37) +3V
(17) +0.75VSMVREF_DIM
(17,33,35) +0.75V_DDR_VTT






PROJECT : PS2
Quanta Computer Inc.

Size: Custom Document Number: -Doc-**DDR3 (A) SO-DIMM RVS** Rev: 1A
 Date: Tuesday, May 25, 2010 Sheet: 16 of 44








RJ45 Connector





CCD POWER CONTROL





SUPPORT 13.3" LED TYPE LCD



BACK LIGHT CONTROL




BACK LIGHT SUPPLY




CRT PORT

- (10) CRT_R_CON CRT_R_CON
- (10) CRT_G_CON CRT_G_CON
- (10) CRT_B_CON CRT_B_CON
- (10) HSYNC HSYNC
- (10) VSYNC VSYNC
- (10) CRTDCLK CRTDCLK
- (10) CRTDDAT CRTDDAT




By ESD suggestion




PROJECT : PS2
Quanta Computer Inc.

Size Custom	Document Number -Doc-	CONN (CRT)	Rev 1A
Date: Wednesday, May 26, 2010		Sheet 22 of 44	


Blue Tooth control



Close USB switch




Accelerometer Sensor




G_SENSOR Asm/NoAsm TABLE

	Accel.	No Accel.
Ra	NO_ASM	ASM
Rb	ASM	ASM
all others	ASM	NO_ASM


USB+E-SATA COMBO





TRACK POINT





TOUCH PAD



TRACK POINT/TOUCH PAD reset signal level shift




KEYBOARD connector





CONN (KB, TP, TrackPoint)



FAN CONTROL



SATA-HDD CONNECTOR





Reserved for power consumption measurement




PROJECT : PS2
Quanta Computer Inc.


Size B	Document Number <Doc> CONN (HDD, FAN)	Rev 1A
Date: Wednesday, May 26, 2010	Sheet 25 of 44	




SIM SOCKET



Function Board




Audio connect




PROJECT : PS2
Quanta Computer Inc.


Size B	Document Number <Doc> CONN (Wire to Board)	Rev 1A
Date: Tuesday, May 25, 2010	Sheet 27 of 44	




Reserve capacity for EMI




RF ON/OFF SWITCH



4Mbit (512K Byte), SPI




DEBU POWER SWITCH




NOVO







USB S5 Charger Select



RFID EEPROM




		
PROJECT : PS2		
Quanta Computer Inc.		
Size A	Document Number <Doc>	Rev 1A
RFID EEPROM		
Date: Tuesday, May 25, 2010	Sheet 29 of 44	



POWER_Charger (ISL88731A)

(11,19,20,24,27,28,30,34,35) 3VPCU
 (11,30,32,33,34,35,36) 5VPCU
 (20,33,35) +15V
 (20,30,32,33,34,35,36) VIN




5VPCU
 $F_s = 400K$
 $TDC : 5.3A (I_{max})$
 $OCP : 7.5A$

3VPCU
 $F_s = 500K$
 $TDC : 7.1A (I_{max})$
 $OCP : 10A$

EC-20100526C-1


		PROJECT :PS2	
		Quanta Computer Inc.	
Size	Document Number	POWER_3V/5V (ISL6237)	Rev
Custom	<Doc>		1A
Date:	Wednesday, May 26, 2010	Sheet	31 of 44




Freq : 300K
 Peak current: 22A
 OCP minimum 30A

EC-20100526C-1


		PROJECT : PS2		Rev 1A
		Quanta Computer Inc.		
Size Custom	Document Number -Doc-	POWER CPU CORE (RT8152B)		
Date:	Wednesday, May 26, 2010	Sheet	32	of 44




EC-20100526C-1

 PROJECT : PS2 Quanta Computer Inc.		Rev
		1A
Size Custom	Document Number <Doc> POWER_1.05V&1.5V (RT8204C)	
Date: Wednesday, May 26, 2010	Sheet 34 of 44	


+3V, +5V




+1.05V, SMDDR_VTERM




3V_S5, 5V_S5





LANVCC



VCC_CORE



3VSUS, 5VSUS, 1.8VSUS




PROJECT :PS2
Quanta Computer Inc.

Size: Custom
 Document Number: <Doc>
 Date: Tuesday, May 25, 2010

POWER Discharge

Rev: 1A
 Sheet: 35 of 44



Freq : 300K
 Peak current:10A
 OCP minimum 15A

EC-20100526C-1



		PROJECT :PS2	
		Quanta Computer Inc.	
Size	Document Number	Rev	1A
Custom	<Doc>	POWER GFX_CORE	
Date:	Wednesday, May 26, 2010	Sheet	36 of 44

Over Temperature Protection

DEGREE	R42
120	1.74K
110	8.2K
100	15K

(default)









EC-20100413B-6
EC-20100224A-1



PROJECT :PS2
Quanta Computer Inc.

Size Custom	Document Number <Doc>	Rev 1A
----------------	--------------------------	-----------

Date: Tuesday, May 25, 2010 Sheet 37 of 44



Revision History

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
1A		DV	Initial release		

Schematic Value Explanation Description :

RESISTOR


Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005)					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K/J_6	5%		0603 (1608)				POP	1K ohm 5% SMD 0603 package and POP
1K/J_8	5%			0805 (2125)			POP	1K ohm 5% SMD 0805 package and POP
1K/J_12	5%				1206 (3216)		POP	1K ohm 5% SMD 1206 package and POP
1K/J_1210	5%					1210 (3225)	POP	1K ohm 5% SMD 1210 package and POP

CAPACITOR

Value	Voltage	Material	6				*	Description
*.1U/10V/X5_4	10V	X5R	0402 (1005)				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7_6	25V	X7R	0603 (1608)				POP	0.1UF 25V X7R SMD 0603 package POP

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	20,30,31,32,33,34,35,36	MAIN POWER		S0~S5
+3VRTC	+3.0V~+3.3V	11,14,28	RTC		S0~S5
3VPCU	+3.3V	11,19,20,24,27,28,30,31,34,35	ITE8502 POWER	3V5V_EN	S0~S5
5VPCU	+5V	11,30,31,32,33,34,35,36	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
+15V	+15V	20,31,33,35	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	19,35	LAN POWER	LAN_ON	
5V_S5	+5V	14,23,35	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	03,10,11,12,13,14,23,33,35	Sys Management,PCH Resume Well, Intel HD Audio,USB,WLAN,WiMAX POWER	S5_ON	S0~S3
5VSUS	+5V	20,27,35	SLP_S4# CTRLD POWER	SUSON	S0~S3
3VSUS	+3.3V	26,27,28,33,35	SLP_S4# CTRLD POWER	SUSON	S0~S3
1.5VSUS	+1.5V	3,6,16,17,33,35	DDR3 SODIMM POWER	SUSON	S0~S3
+DDR_VREF_DIMM	+0.75V	17,33	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	10,14,18,20,21,22,23,24,25,28,35	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	2,3,10,11,12,13,14,16,17,18,19,20,21,22,23 25,26,27,28,29,31,32,34,35,37	SLP_S3# CTRLD POWER	MAINON	S0
+1.8V	+1.8V	5,12,14,34,35	LVDS,NVM POWER	MAINON	S0
+1.5V	+1.5V	18,26,33	Mini PCIe,Express Card POWER	MAINON	S0
+1.05V_VTT	+1.05V	2,3,5,6,10,11,12,13,14,34,35,36,38	AuBurndale VTT POWER/PCH CORE POWER	MAINON	S0
GFX_CORE		6,36	VGA CORE POWER	GFXVR_EN	S0
VCC_CORE		5,32	CPU CORE POWER	VRON	S0
+3VLCD_CON	+3.3V	20	LCD Power	INT_DISP_ON	S0
+5V_HDD	+5V	25	HDD Power	MAINON	S0
+3V_HDD	+3V	25	HDD Power	MAINON	S0
BAT-V	+10V~+17V	30	MAIN BATTERY		S0~S5



EC-20100125A-1	P37	GMT FAE Suggestion	Remodify thermal IC schematic:C9005 Connection is pin 2 and pin 3 connecting to DXP, pin 1 connect to DXP , R9150 change from NC to 0 ohm
EC-20100127A-1	P18	Conexant FAE Suggestion	Modify Digital MIC schematic:Del component :R24,R23,C61,CN3,R132,C239,C240 Add component :R9151,CN23,R8380
EC-20100128A-1	P38		Update CPU NUT footprint and value from "h-c146d146n" to "h-c142d142n "
EC-20100128A-2	P30	Power RECOMMAND	Del PJP1 and Add PL1015 on PJP1 original location Del PJP9 and Add PL1016 on PJP9 original location Del PJP8 and Add PL1017 on PJP8 original location
EC-20100129A-1	P5		Reduce Power ripple:Add C8355 and C8354
EC-20100201A-1	P36	Power RECOMMAND	For layout routing:change Net for "8152GND" to "8152GFX_GND"
EC-20100201A-2	P38	EMI RECOMMAND	EMI reserved:add C226,C230,C231,C239,C240,C242,C245,C248
EC-20100201A-3	P27		Del the unused net "+3V" of CN14
EC-20100202A-1	P24		Del the unused 13 pin tp connect "CN2"
EC-20100203A-1	P29	Customer RECOMMAND	R28 and R29 un-mount
EC-20100204A-1	P8	Customer RECOMMAND	Remove CFG7:Del R8339 and del the net of CFG7
EC-20100204A-2	P26		0 ohm resistors for LPC signal:add R15,R19,R23,R24,R31
	P28		0 ohm resistors for LPC signal:add R33,R34,R36,R37,R38
EC-20100204A-3	P11		Remove pull high schematic to GPIO33 of IBEX and del R9014
EC-20100205A-1	P33	Customer RECOMMAND	Change PR366 Vaule and PN form 22 ohm to 220 ohm
EC-20100206A-1	P3	Customer RECOMMAND	Reserve 0 ohm 0402 "R8381" for S3 leakage issue schematic
EC-20100208A-1	P38		Add a pdh screw hole--hole24
EC-20100210A-1	P10		Design guide check:DDPB_AUXP and DDPB_AUXN is not used by HDML function.R9083 and R9084 un-mount
EC-20100212A-1	P13		Design guide check:GPIO16 and GPIO17 of PCH must be pull high when then function not be used.Add R9068,R9069 and pull high to +3V
EC-20100222A-1	P11	Customer RECOMMAND	Modify E-SATA schematic and connect to SATA port4 of PCH:add C9092 and C9093
	P23		Remove USB S5 Charger schematic and change right side connect from USB to E-Sata combo Del:CN8,R409,R410,U28,C332,R417,R384,R385,R418,R383,R386,R428,R429,R409,R411.Add U9006,U9007,CN24
EC-20100223A-1	P18	Customer RECOMMAND	Remodify Analog MIC schematic:Del R9151,CN23,R8380. Add CN25,R9153,C9098,R9152,R9151 C9096,C9097
EC-20100224A-1	P37	Thermal RECOMMAND	Change temperature protection degree:change R8514 value form 8.2k to 1.74k
EC-20100224A-2	P12		del unused net USB_OC#2
EC-20100224A-3	P28		Change the net from "USB_ON#" to "USB_CHR_ON#"
EC-20100224A-4	P28		Add the net "USB_ON#" to control USB power switch enable and connect to Pin 97 of EC
EC-20100224A-5	P27		To match the signals of function board 40 pin connect: Remodify pin define of CN14 add C9094 and C9095 for EMI
EC-20100225A-1	P18	ESD RECOMMAND	add C9099 for ESD reserved
EC-20100225A-2	P27		Del unused net +3V and C13
EC-20100225A-3	P28	Customer RECOMMAND	Add USB S5 charger select schematic:Add R9154,R9155,R9156,R9157,R9158,R9159
	P27		Add USB S5 charger select schematic:Remodify CN14 pin define. 1.change netslit from "USB_AO_SELO" to "USB_AO_SELO_CB0". 2.change net from "USB_AO_SEL1" to "USB_AO_SEL1_CB1".del the net "3V_S5" of CN13
EC-20100225A-4	P27		Del USB IO EMI reserved schematic:del R256,R255,R250,R249,R236,R235,L47,L46,L45
EC-20100225A-5	P30	Power RECOMMAND	update PQ48 footprint and value
EC-20100225A-6	P3		Add net PCH_GPIO8 to reserve For Processor Hot Control schematic and connect to GPIO8 of PCH
	P13		
EC-20100226A-1	P23	Customer RECOMMAND	Add 0.01uF cap," C9100" ,C9101" and connect SATA4 RX pair signal
EC-20100226A-2	P3		Remove the net PCH_GPIO8 and disconnect to PCH
	P13		
EC-20100226A-3	P36	Power RECOMMAND	update PL1012 footprint
EC-20100226A-4	P18	Conexant RECOMMAND	1.add Res 0603 0 ohm "R9160" 2.change C500 value from 1uf to 10uf. 3.change R419 value from 100 to 1k
EC-20100226A-5	P27	Customer RECOMMAND	Del C9095
EC-20100304A-1	P38		Add PCB SPAD for ESD
EC-20100305A-1	P33	Power RECOMMAND	Reduce noise:Add PC274
EC-20100305A-2			update footprint:CN22,PU2,PQ1,PQ30,PQ31,PQ36,PQ37,PQ39,PQ40,PQ45,PQ55,PQ56,PQ57,PQ58,PQ59,PQ60,PQ61,PQ63,PQ69,PQ74,PQ75,PQ86,PQ94,PQ95,PQ97,HOLE15,HOLE16,HOLE17,HOLE18
EC-20100305A-3	P21		Add PS8101 thermal pad
EC-20100309A-1	P31	Power RECOMMAND	update value and part number:PL8 , PL13 CHANGE TO DC-2280M004 CHOKE SMD 2.2UH+-20%8A (PCMC063T-2R2MN)EP
EC-20100309A-2	P32	Power RECOMMAND	update value and part number:PUZ, PUS CHANGE TO AL008152006 IC CTRL (32P) RT8152EGQW

EC-20100309A-3	P36	Power RECOMMAND	(WQFN-32L 5X5)
	P34		update value and part number: PL11 CHANGE TO DC-36T0M000 CHOKE 0.36U +-20%,28A (ETQP4LR36AFC)
EC-20100309A-4	P34		update value and part number:PQ46 CHANGE TO BAM14480000 TRANS MOSFET AOL1448 (30V,36A,30W)
EC-20100309A-5	P30		update value and part number:PQ49 CHANGE TO BAM04250000
EC-20100309A-6	P33		update value and part number:PQ23 CHANGE TO BAM72020000,PR214 CHANGE TO CS31072FB10
EC-20100310A-1		Power RECOMMAND	Power upate BOM:PQ16,PQ19,PQ52,PQ55,PQ58,PQ59,PQ60,PQ61 change from "BAM800030001" to "BAM74060000" and update value

EC-20100319B-1	P30	Power RECOMMAND	Reduce Vin power lose Del PD17 and add PQ67,PQ68,PR220,PR221,PR222,PR223,PR224
EC-20100319B-2	P32 P36		Add power derating:change PC123,PC18,PC44,PC45 PN to CH5102K9B06
EC-20100319B-3	P12		Bios strap error:R134,R135 un-mount
EC-20100330B-1	P34	Power RECOMMAND	Reduce power ripple:mout Cap 330uF 3528 on PC90
EC-20100330B-2	P11		Reduce S3 leakage :R306,R307,R308,R309,R323,R324,R325,R326 un-mount
EC-20100409B-1	P37		Remove thermal ic U9
EC-20100409B-2	P34	Power RECOMMAND	update power thermal derating from 85 degree to 105 degree : change PC136,PC137 footprint and value, remove PC140
EC-20100409B-3	P34		Reduce Power nois at 1.05_VTT,1.5VSUS:Add PC179 and PC178,PC114 mount
EC-20100409B-4	P33 P34		Power update shcematic:remove power PJP1,PJP2,PJP3,PJP4. Power update schematic (only for debug in A-stage)
EC-20100409B-5	P31		fine tune OCP value:update PR87 value
EC-20100409B-6	P35		Add 3v_55 discharge path:PQ40 mount and update value
EC-20100409B-7	P32		update correct CPU_CORE frequency:chang PR165 value
EC-20100409B-8	P20		LG panel flick : C3 un-mount
EC-20100409B-9	P12		no layout space, so remove tp of unuse-pin of PCH
EC-20100409B-10	P30		Power update charger schematic
EC-20100412B-1	P38		Hole12 update PCB location and the nut footprint:update Hole 12 footprint from H-BC177D59PB to H-TC166BC276D122P2
EC-20100413B-1	P18		HDA reference voltage error:change from +1.5V to 3V_DVDD
EC-20100413B-2	P38		update ESD SPAD form:Add SPAD15,SPAD16,del SPAD6,update SPAD5,SPAD7,SPAD9,SPAD11, SPAD12,SPAD13,SPAD14 footprint.
EC-20100413B-3	P10 P11 P12 P13 P14 P15	Customer RECOMMAND	It is according to Lenovo request to enhance BGA rework performance, lower the F/R of solder mask or pad peel off from the reworking update IBEX footprint to bga1071-intel-ibexpeak-li
EC-20100413B-4	P23		Esata connect error:remodify USB/ESATA connect schematic and update CN8 footprint
EC-20100413B-5	P24		To correct Vih level for trackpoint and touch pad ,add Track Point/Touch Pad reset level schematic:add Q33,Q34,Q35,Q36,R442,R443,R444,R445,R446,R447
EC-20100413B-6	P37	Thermal RECOMMAND	Update G708 OTP from 120 deegree to 110 degree:changre R42 value from 1.74K to 8.2k
EC-20100413B-7	P13 P23		To fit actual function:change "BT_ON#" to "BT_ON"
EC-20100413B-8	P24 P28		To fit actual function:change "TRACK_POINT_RESET" to "TRACK_POINT_RESET#"
EC-20100415B-1	P26	Customer RECOMMAND	Add debug card/BT_ON select schematic:reserve R448,U33,R449,R450 mount
EC-20100416B-1	P37		Remove G780 function:Q16,Q15,Q6,Q8,R78,R92,R100,R79,R77,R104,C192,C197 un-mount
EC-20100416B-2	P2		Fine tune crysatl frequency:update Y2 Colad value from 30Pf to 22Pf
EC-20100416B-3	P12		Fine tune crysatl frequency:update Y5 Colad value from 18Pf to 27Pf

EC-20100421B-1 P21 Add U27 idle mode schematic,when hdmi plug in,idle mode will be closed:add Q37 and R451
EC-20100421B-2 P19 Fine tune RJ45 connect LED brightness: change value from 310 ohm to 510 ohm

EC-20100526C-1 P2 Del 0402 0ohm and update footprint from RC0402 to SHORT0402:PR8,PR50,PR51,PR53,PR137,PR141,PR143
P6 PR145,PR147,PR149,PR151,PR155,PR158,PR176,PR177,PR180,PR182,PR202,PR29,PR84,PR85,PR88,PR93
P8 PR145,PR147,PR149,PR151,PR155,PR158,PR176,PR177,PR180,PR182,PR202,PR29,PR84,PR85,PR88,PR93
P10 PR96,PR107,PR112,PR209,PR61,PR64,PR69,PR71,PR72,PR74,PR75,PR208,R6,R7,R217,R218,R219,R220,R221
P11 PR96,PR107,PR112,PR209,PR61,PR64,PR69,PR71,PR72,PR74,PR75,PR208,R6,R7,R217,R218,R219,R220,R221
P12 R427,R428,R429,R430,R431,R17,R18,R140,R156,R178,R183,R186,R193,R194,R201,R409,R413,R38,R69,R76,
P13 R88,R114,R115,R151,R252,R255,R269,R271,R276,R279,R280,R281,R313,R315,R316,R329,R350,R353,R370
P14 R80,R84,R85,R87,,R89,R122,R344,R272,R422,R439
P18
P19
P20
P23
P24
P25
P26
P28
P31
P32
P33
P34
P36

EC-20100526C-2 P14 Del 0603 0ohm and update footprint from RC0603 to SHORT0603:R16,L19,L20,L21,R32,R47,PR81,PR175,PR194
P18 ,R211,R215,R265,R283,L35,PR49,PR105,R106,PR167,PR191,R119
P25
P20
P21
P22
P26
P31
P33
P34
P36

EC-20100526C-3 P25 Del 0805 0ohm and update footprint from RC0805 to SHORT0805:R126,R139,R192,R407,
P19

EC-20100526C-4 P26 For new BT/WLAN combo card:Remove R449,R448,R450,U33,R5 and change the netlist BT_ON to Pin 51 of CN12

EC-20100526C-5 P38 update ESD SPAD form:update SPAD5,SPAD12,SPAD13 footprint

EC-20100603C-1 Thermal RECOMMAND Thermal cancel spring arm:Remove Hole12

EC-20100604C-1 P20 RF RECOMMAND Add Cap C523,C524 for RF reserve

EC-20100604C-2 P21 EMI RECOMMAND Remoce EMI reserve and updare 0 ohm footprint:del RP8,RP7,RP6 and update footprint R358,R346,R342,R328,R322
,R318 from RC0402 to SHORT0402