

Compal Confidential

Model Name : VIUS3/S4
File Name : LA-8951PR01
BOM P/N:43

Compal Confidential

VIUS3/S4 M/B Schematics Document

Intel Ivy Bridge ULV Processor + Panther Point PCH AMD Seymour XT


2011-12-28

REV: 0.1

<http://mycompalsu/x/>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number Sherry and Royal	Rev 0.1
			Date: Thursday, February 02, 2012	Sheet 1 of 55

Chief River



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/21	Deciphered Date	2012/12/31	MB Block Diagram		Rev 0.2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Date	Thursday, February 02, 2012
				Sheet	2	of 55

Voltage Rails

power plane	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG
		+3VALW	+1.5V_IO	+1.8VS +0.75VS
State				
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor F75303M	1001_101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%
Ra/Rc/Re	100K +/- 5%

Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	G-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP

USB Port Table

USB 3.0	USB 2.0	Port	External USB Port
xHCI1	EHCI1	0	
xHCI2		1	USB 3.0 Port (Left Side)
xHCI3		2	Mini Card(WLAN)
xHCI4		3	
		4	X (USB PORT disabled on HM70)
		5	X (USB PORT disabled on HM70)
		6	X (USB PORT disabled on HM70)
		7	X (USB PORT disabled on HM70)
		8	USB/B (Right Side USB-BD)
		9	USB/B (Right Side USB-BD)
		10	USB Port (Right Side CR-BD)
		11	Camera (LVDS)
		12	X (USB PORT disabled on HM70)
	13	X (USB PORT disabled on HM70)	

HM70 Disable xHCI3, xHCI4

BOM Structure Table

BTO Item	BOM Structure
INTEL UMA only	UMA@
GPU:Seymour XT	PX@ PX5@
HDMI	HDMI@
HDD1 (HM77 SATA 3.0)	HDD1@
HDD2 (HM70 SATA 2.0)	HDD2@
Interna-Intel-USB3.0	IU3@
Interna-Intel-USB2.0	IU2@
Blue Tooth	BT@
10/100 LAN	8105E@
GIGA LAN	8111F@
Connector	ME@
45 LEVEL	45@
Unpop	@

SATA Port Table

	HM77	HM70	
SATA P0	GEN3/2/1	GEN3/2/1	SSD
SATA P1	GEN3/2/1	Disable	HDD (HM77)
SATA P2	GEN2/1	GEN2/1	HDD (HM70)
SATA P3	GEN2/1	Disable	
SATA P4	GEN2/1	GEN2/1	
SATA P5	GEN2/1	GEN2/1	

HM70 Disable P1,P3

PCIe Port Table


	HM77	HM70	
PCIe P1	Enable	Enable	LAN
PCIe P2	Enable	Enable	WLAN
PCIe P3	Enable	Enable	
PCIe P4	Enable	Enable	
PCIe P5	Enable	Disable	
PCIe P6	Enable	Disable	
PCIe P7	Enable	Disable	
PCIe P8	Enable	Disable	

HM70 Disable P5,P6,P7,P8


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Notes List
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-7981P Date: Friday, February 03, 2012
				Rev 0.2 Sheet 3 of 55

Power-Up/Down Sequence

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDR3 should ramp-up before or simultaneously with VDDC.
- For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
- The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)



CPU part



PCB part




Without BACO option :

PXS_RST# : Low -> Reset dGPU ; High -> Normal operation
 PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :

PXS_RST# : High -> Normal operation (dGPU is not reset on BACO mode)
 PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)


dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3, and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode) BIF_VDDC=VGA_CORE When GPU enable BIF_VDDC=1.0V When BACO	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-7981P	0.2
				Date	Sheet
				Thursday, February 02, 2012	4 of 55

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

Layout placement: Place close to U8 (GPU)




eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms can't be left floating, even if disable eDP function...





W=12mil L=500mil S=15mil

EDP_COMP




W=12mil L=500mil S=15mil



Ref	Signal	Value	Quantity	Footprint	Value	Quantity	Footprint	Signal
H22	PEG GTX C HRX N0	C259	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N0
J21	PEG GTX C HRX N1	C276	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N1
B22	PEG GTX C HRX N2	C257	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N2
D21	PEG GTX C HRX N3	C274	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N3
A19	PEG GTX C HRX N4	C254	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N4
D17	PEG GTX C HRX N5	C272	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N5
B14	PEG GTX C HRX N6	C252	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N6
D13	PEG GTX C HRX N7	C270	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N7
A11	PEG GTX C HRX N8	C250	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N8
B10	PEG GTX C HRX N9	C268	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N9
G8	PEG GTX C HRX N10	C248	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N10
A8	PEG GTX C HRX N11	C267	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N11
B6	PEG GTX C HRX N12	C246	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N12
H8	PEG GTX C HRX N13	C264	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N13
E5	PEG GTX C HRX N14	C244	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N14
K7	PEG GTX C HRX N15	C262	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX N15
K22	PEG GTX C HRX P0	C258	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P0
K19	PEG GTX C HRX P1	C277	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P1
C21	PEG GTX C HRX P2	C256	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P2
D19	PEG GTX C HRX P3	C275	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P3
C19	PEG GTX C HRX P4	C255	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P4
D16	PEG GTX C HRX P5	C273	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P5
C13	PEG GTX C HRX P6	C253	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P6
D12	PEG GTX C HRX P7	C271	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P7
C11	PEG GTX C HRX P8	C251	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P8
C9	PEG GTX C HRX P9	C269	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P9
F8	PEG GTX C HRX P10	C249	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P10
C8	PEG GTX C HRX P11	C266	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P11
C5	PEG GTX C HRX P12	C247	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P12
H6	PEG GTX C HRX P13	C265	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P13
F6	PEG GTX C HRX P14	C245	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P14
K6	PEG GTX C HRX P15	C263	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG GTX HRX P15
G22	PEG HTX GRX N0	C582	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N0
B22	PEG HTX GRX N1	C581	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N1
D23	PEG HTX GRX N2	C584	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N2
F21	PEG HTX GRX N3	C584	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N3
H19	PEG HTX GRX N4	C566	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N4
C17	PEG HTX GRX N5	C587	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N5
K15	PEG HTX GRX N6	C568	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N6
F17	PEG HTX GRX N7	C599	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N7
F14	PEG HTX GRX N8	C570	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N8
A15	PEG HTX GRX N9	C591	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N9
J14	PEG HTX GRX N10	C572	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N10
H13	PEG HTX GRX N11	C593	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N11
M10	PEG HTX GRX N12	C574	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N12
F10	PEG HTX GRX N13	C594	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N13
D9	PEG HTX GRX N14	C576	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N14
J4	PEG HTX GRX N15	C597	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX N15
F22	PEG HTX GRX P0	C561	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P0
A23	PEG HTX GRX P1	C583	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P1
D24	PEG HTX GRX P2	C563	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P2
F21	PEG HTX GRX P3	C585	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P3
G19	PEG HTX GRX P4	C565	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P4
B18	PEG HTX GRX P5	C586	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P5
K17	PEG HTX GRX P6	C567	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P6
G17	PEG HTX GRX P7	C588	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P7
E14	PEG HTX GRX P8	C569	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P8
C15	PEG HTX GRX P9	C590	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P9
K13	PEG HTX GRX P10	C571	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P10
G13	PEG HTX GRX P11	C592	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P11
K10	PEG HTX GRX P12	C573	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P12
G10	PEG HTX GRX P13	C595	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P13
D8	PEG HTX GRX P14	C575	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P14
K4	PEG HTX GRX P15	C596	1	2 PX@	0.22U 0402 6.3V6K	2	2 PX@	PEG HTX C GRX P15

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

PCH->CPU
 UNCOREPWRGOOD:非CORE外的電OK
 SM_DRAMPWRKOK:DRAM power ok
 RESET#:都ok後請CPU微reset



UNCOREPWRGOOD:非CORE外的電OK


SM_DRAMPWRKOK:DRAM power ok

PROC_SELECT#
 PH VCPLL and connect to PCH DF_TV5


偵測CPU有無安裝

XBOX 三紅功能


follow Checklist 1.5





+1.05VS_VTT
 CLK_CPU_DPLL# R517 2 1 1K 0402 5%
 CLK_CPU_DPLL R516 2 1 1K 0402 5%
 Checklist1.5 P.67 Graphis Disable Guide
 DIS only SKU eDP disable
 DPLL_REF_SSCLK PD 1K_5% to GND
 DPLL_REF_SSCLK# PH 1K_5% to +1.05VS_VTT





PU/PD for JTAG signals +1.05VS_VTT





XDP_DBRESET# R312 2 1 1K 0402 5%
 Tacoma_Fall2 1.0 PH 1K +3VS
 Check list 1.5 PH 1K +3VS
 Debug port DG1.1-1.3 50-5K ohm



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(3/7) DDRIII
Size	Document Number	Date:	Thursday, February 02, 2012	Rev
Custom	Sherry and Royal	Sheet	6	0.1
				of 55




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Processor(3/7) DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	Sherry and Royal			Rev 0.1
Date	Thursday, February 02, 2012	Sheet	7	of 55



These pins are for solder joint reliability and non-critical to function. For BGA only.

CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed




UMA,Optimus eDP啟動
DISO eDP關閉

eDP enable	
CFG4	* 1:Disable 0:Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

<http://www.compsu.com>

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PROCESSOR(4/7) RSVD,CFG		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	8 of 55	Sherry and Royal		

INTEL Recommend VCC
4*470UF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at Power side

INTEL Recommend VCCIO
2*330UF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at Power side

http://www.ivycomp.com

POWER

- UCPU1F
- ULV type DC 33A
- A26 VCC[1]
 - A29 VCC[2]
 - A31 VCC[3]
 - A34 VCC[4]
 - A35 VCC[5]
 - A38 VCC[6]
 - A39 VCC[7]
 - A42 VCC[8]
 - C26 VCC[9]
 - C27 VCC[10]
 - C32 VCC[11]
 - C34 VCC[12]
 - C37 VCC[13]
 - C39 VCC[14]
 - C42 VCC[15]
 - D27 VCC[16]
 - D32 VCC[17]
 - D34 VCC[18]
 - D37 VCC[19]
 - D39 VCC[20]
 - D42 VCC[21]
 - E28 VCC[22]
 - E32 VCC[23]
 - E34 VCC[24]
 - E37 VCC[25]
 - E38 VCC[26]
 - F25 VCC[27]
 - F26 VCC[28]
 - F28 VCC[29]
 - F32 VCC[30]
 - F34 VCC[31]
 - F37 VCC[32]
 - F38 VCC[33]
 - F42 VCC[34]
 - G42 VCC[35]
 - H25 VCC[36]
 - H26 VCC[37]
 - H28 VCC[38]
 - H29 VCC[39]
 - H32 VCC[40]
 - H34 VCC[41]
 - H35 VCC[42]
 - H37 VCC[43]
 - H39 VCC[44]
 - H40 VCC[45]
 - J25 VCC[46]
 - J26 VCC[47]
 - J28 VCC[48]
 - J29 VCC[49]
 - J32 VCC[50]
 - J34 VCC[51]
 - J35 VCC[52]
 - J37 VCC[53]
 - J38 VCC[54]
 - J40 VCC[55]
 - J42 VCC[56]
 - K26 VCC[57]
 - K27 VCC[58]
 - K29 VCC[59]
 - K32 VCC[60]
 - K34 VCC[61]
 - K35 VCC[62]
 - K37 VCC[63]
 - K39 VCC[64]
 - K42 VCC[65]
 - L25 VCC[66]
 - L29 VCC[68]
 - L33 VCC[69]
 - L36 VCC[70]
 - L40 VCC[71]
 - N26 VCC[72]
 - N30 VCC[73]
 - N34 VCC[74]
 - N38 VCC[76]

CORE SUPPLY

PEG IO AND DDR IO

QUIET RAILS




SVID



SENSE LINES

- AF46 VCCI[1]
- AG48 VCCI[2]
- AG50 VCCI[3]
- AG51 VCCI[4]
- AJ17 VCCI[5]
- AJ21 VCCI[6]
- AL25 VCCI[7]
- AL43 VCCI[8]
- AL47 VCCI[9]
- AK50 VCCI[10]
- AK51 VCCI[11]
- AL14 VCCI[12]
- AL15 VCCI[13]
- AL16 VCCI[14]
- AL20 VCCI[15]
- AL22 VCCI[16]
- AL26 VCCI[17]
- AL45 VCCI[18]
- AL48 VCCI[19]
- AM16 VCCI[20]
- AM17 VCCI[21]
- AM21 VCCI[22]
- AM43 VCCI[23]
- AM47 VCCI[24]
- AN20 VCCI[25]
- AN42 VCCI[26]
- AN45 VCCI[27]
- AN48 VCCI[29]
- AA14 VCCI[30]
- AA15 VCCI[31]
- AB17 VCCI[32]
- AB20 VCCI[33]
- AC13 VCCI[34]
- AD16 VCCI[35]
- AD18 VCCI[36]
- AD21 VCCI[37]
- AE14 VCCI[38]
- AE15 VCCI[39]
- AF16 VCCI[40]
- AF18 VCCI[41]
- AF20 VCCI[42]
- AG15 VCCI[43]
- AG16 VCCI[44]
- AG17 VCCI[45]
- AG50 VCCI[46]
- AG21 VCCI[47]
- AJ14 VCCI[48]
- AJ15 VCCI[49]

For PEG

For DDR





INTEL Recommend VAXG
 2*470uF,6*22uF(0805) and 6*10uF(0603)
 11*1U(0402)
 PD0.8

POWER




GRAPHICS




QUIET RAILS



SA RAIL



SENSE LINES






INTEL Recommend VCCPLL
 1*330uF,2*1uF(0402)
 PD0.8




CR CheckList Rev1.5

SGA20331E10 S POLY C 330U 2V Y D2 LESRSM EEF5X H1.9
 B phase Cost down proposal

INTEL Recommend VCCSA
 1*330uF,5*10uF(0603) ,5*1uF(0402)
 PD0.8




+V_SM_VREF_CNT should have 20 mil trace width



Place TOP IN BGA




Place BOT OUT BGA




SA_DIMM_VREFDQ
SB_DIMM_VREFDQ
 Check list1.5 P18 M1 default M3 no stuff

INTEL Recommend VDDQ
 1*330uF,8*10uF(0603) ,10*1uF(0402)
 PD0.8

SGA20331E10 S POLY C 330U 2V Y D2 LESRSM EEF5X H1.9



VCCSA ULV				
VID0	VID1	Vout	HR	CR
0	0	0.9V	V	V
0	1	0.85V	V	V
1	0	0.775V	X	V
1	1	0.75V	X	V







Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	2011/06/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Sherry and Royal Date: Thursday, February 02, 2012
Compal Electronics, Inc. PROCESSOR(7/7) VSS				Rev 0.1 Sheet 11 of 55


All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





Channel A

MMIM_1 Standard H:4.0mm

<Address: SA1:SA0=00>


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	DDR III DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Customer	Document Number	Rev	
Date:	Thursday, February 02, 2012	Sherry and Royal	0.1	
Sheet		12 of 55		

RTCST close to RAM door



INTVRMEN
 * H : Integrated VRM enable
 L : Integrated VRM disable
 (INTVRMEN should always be pull high.)




HIGH= Enable (No Reboot)Disable TCO timer system reboot feature




HDA_SDO
 ME debug mode this signal has a weak internal PD
 * Low = Disabled (Default)
 High = Enabled (Flash Descriptor Security Override)




On Die PLL VR Select is supplied by
 *1.5V when sampled high
 1.8V when sampled low
 Needs to be pulled High for Huron River platform




Prevent back drive issue.





8MB SPI ROM FOR ME & Non-share ROM.



U6 Rersver 4M+2M Solution



Security Classification	Compal Secret Data	
Issued Date	2011/06/24	Deciphered Date
		2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		




HDD0 w/ HM77 Disable w/ HM70

HDD1 w/ HM70

Disable w/ HM70


**GPIO19 has internal Pull up
 GPIO21 Debug Port DG 1.2 PH 4.7K +3VS**



Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1

Compal Secret Data		
Issued Date	2011/06/24	Deciphered Date
		2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
PCH (I9) SATA,HDA,SPI, LPC, XDP		
Title	Document Number	Rev
	Sherry and Royal	0.1
Date	Thursday, February 02, 2012	Sheet 13 of 55



HM70 not support
PCIe port 4-7

No use PH 10K +3VALW PCH_GPIO20

No use PH 10K +3VALW PCH_GPIO25

No use PH 10K +3VALW PCH_GPIO26

No use PH 10K +3VALW PCH_GPIO44


No use PH 10K +3VALW PCH_GPIO56

No use PH 10K +3VALW PCH_GPIO45



No use PH 10K +3VALW PCH_GPIO46

Pull down 10K ohm
for using internal Clock


Reserve for EMI please close to PCH



	GPIO67
	DGPU_PRSN#
DIS, Opt imus	0
UMA	1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PCH (2/9) PCIE, SMBUS, CLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Flw
Custom	Sherry and Royal	Thursday, February 02, 2012		14	0.1



not support Deep S4,S5 can be left unconnected. Check list1.5 P.81

not support AMT APWROK can mux with PWROK (check list1.5 P.47)

For Deep S3
For DS3

For DS3
4mil width and place within 500mil of the PCH


not support Deep S4,S5 DPWROK mux with RSMRST# check list1.5 P.50

Can be left NC when IAMT is not support on the platform


For DS3
not support Deep S4,S5 can NC PCH EDS1.5 P.75

If Intel LAN no use, can let be NC.

No use PH 10K +3VALW
Ring Indicator CRB1.0 PH 10K +3VALW




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
				PCH (3/9) DMI,FDI,PM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Sheet	15	of
Custom	Sherry and Royal	Rev	0.1	
Date:	Thursday, February 02, 2012	Sheet	15	of
			55	




Change to eDP only
 ALL Can NC
 but DAC_IREF still need PD

LVDS disable:
 DATA/Clock/Control an NC
 VCC_TX_LVDS,VCCA_LVDS PD to GND

CRT disable:
 DATA/Clock/Control an NC
 VCCADAC connect to +3VS
 DAC_IREF connect 1K_0402_5%



UM77 not support
 LVDS/CRT




CRT disable
 use 1K_0402_5%

U13D


LVDS

CRT

Digital Display Interface





Place close to connector side



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
				PCH (4/9) LVDS,CRT,DP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PANTHER ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Sherry and Royal
				Date: Thursday, February 02, 2012
				Sheet 16 of 55

http://www.comp-elec.com





Boot BIOS Strap			
GNT1#/ GPIO51	Bit11	Bit10	Destination
Internal	1	0	Reserved
PH	1	1	SPI *
	0	0	LPC

CR Check list 1.5 only use for GPIO
No use PH +3VS

Only GPIO function

CR Check list 1.5 only use for GPIO
無須PH(Internal PH),如做GPIO PH +3VS



[24,49] PXS_PWREN

[31] PCH_WL_OFF#

[14] CLK_PCI_LPBACK

[37] CLK_PCI_EC


[31] CLK_PCI_DB

[31,32,37] PLT_RST#


[22] GPU_RST#

DMI,FDI Termination Voltage		
DF_TVSS	Set to Vcc when HIGH	HR CPU NC
	Set to Vss when LOW	CR CPU PD

CR Check list P.89 PH 2.2K series 1K




CLOSE TO THE BRANCHING POINT



HM70 not support USB port 4,5,6,7,12,13

0110 modify WLAN USB port to USB8
Port9 is for debug.




=500mil S=15mil

Card reader

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PCH (5/9) PCI, USB, NVRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size Custom	Document Number	Rev	Sheet	0.1
Date:	Thursday, February 02, 2012	Sheet	17	of 55

HDA_SYNC PH(PLL =+1.5VS)

GPIO28
On-Die PLL Voltage Regulator
 This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable




Debug Port DG 1.2 PH 4.7K +3VALW_PCH



Fan Tachometer Inputs
 TACH1~7 only on server
 can insted to GPIO

No use PH 10K +3VS	PCH_GPIO00	T7
No use PH 10K +3VS	PCH_GPIO1	A42
No use PH 10K +3VS	PCH_GPIO6	H36
No use PH 10K +3VALW	[37] EC_SCI#	E38
No use PH 10K +3VALW	[37] EC_SMI#	C10
No use PH +3VALW	PCH_GPIO12	C4
No use PH +3VALW	[37] EC_LID_OUT#	G2
No use PH +3VS	[31] mSATA_DET#	U2
No use PH +3VS	[22,49] VGA_PWRGD	D40
No use PH 10K +3VS	[31] BT_DISABLE	T5
No use PH +3VALW	DDR3	E8
No use PD 10K to GND	EC_LID_OUT#	E16
No use PH 10K +3VALW	PCH_GPIO28	P8
No use PH 10K +3VS	[31] PCH_BT_ON#	K1
No use can NC	PCH_GPIO35	K4
Can't PH	PCH_GPIO36	V8
Can't PH	PCH_GPIO37	M5
No use PH 10K +3VS	Optimus(L)/ non optimus(H)	N2
No use PH 10K +3VS	PCH_GPIO39	M3
No use PH 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	PCH_GPIO49	V3
No use PH +3VALW	PCH_GPIO57	D6

Deep S4,S5 wake event signal
 RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal




SATA2GP/GPIO36 & SATA3GP/GPIO37
 Sampled at Rising edge of PWROK.
 Weak internal pull-down.
 (weak internal pull-down is disabled
 after PLTRST# de-asserts)
 NOTE: This signal should NOT be
 pulled high when strap is sampled




For DDR3L control



GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration
 register bits are not cleared by
 CF9h reset event.
 CRB1.0 PH10K to +3VALW



GPIO38	
OPTIMUS_EN#	
* Muxless	0
nonMuxless	1




GPIO36/GPIO37 is Strap functionality
 that requires internal pull down to be sampled at rising PWROK.
 When uses as SATA2GP/SATA3GP for mechanical presence detect
 -use a external pull up 150K~200K ohm to Vcc3_3
 When used as GP input
 -ensure GPI is not driven high during strap sampling window
 When Unused as GPIO or SATA*GP
 -use 8.2K~10K pull-down
 check list page 47

U13F

BMBUSY# / GPIO0	TACH4 / GPIO68	C40	PCH_GPIO68
TACH1 / GPIO1	TACH5 / GPIO69	B41	PCH_GPIO69
TACH2 / GPIO6	TACH6 / GPIO70	C41	PCH_GPIO70
TACH3 / GPIO7	TACH7 / GPIO71	A40	PCH_GPIO71
GPIO8			
LAN_PHY_PWR_CTRL / GPIO12			
GPIO15			
SATA4GP / GPIO16			
TACH0 / GPIO17			
SLOCK / GPIO22			
GPIO24 / MEM_LED			
GPIO27			
GPIO28			
STP_PC# / GPIO34			
GPIO35			
SATA2GP / GPIO36			
SATA3GP / GPIO37			
SLOAD / GPIO38			
SDATAOUT0 / GPIO39			
SDATAOUT1 / GPIO48			
SATA5GP / GPIO49			
GPIO57			
VSS_NCTF_1	BG2		
VSS_NCTF_2	BG48		
VSS_NCTF_3	BH3		
VSS_NCTF_4	BH47		
VSS_NCTF_5	BJ4		
VSS_NCTF_6	BJ44		
VSS_NCTF_7	BJ45		
VSS_NCTF_8	BJ46		
VSS_NCTF_9	BJ5		
VSS_NCTF_10	BJ6		
VSS_NCTF_11	C2		
VSS_NCTF_12	C48		
VSS_NCTF_13	D1		
VSS_NCTF_14	D49		
	E1		
	E49		
	F1		
	F49		


PANTHER_FCBGA989

<-BOM Structure>



PCH_GPIO#	Function
0	13/14 "
1	NA
0	USB3.0 by PCH
1	USB3.0 by NEC

Need?



PECI CPU-EC
 CTRL+ALT+DEL
 non CPU power ok
 130c shut down

INIT3_3V Checklist1.5 P.69
 This signal has weak internal
 PU, can't pull low,leave NC


TS_VSS1~4
 PD to GND

9/15 Layout
 request remove
 Test point
 They will route
 by itself



9/15 Layout
 request remove
 Test point
 They will route
 by itself

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PCH (6/9) GPIO, CPU, MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Sherry and Royal	Rev 0.1
Date: Thursday, February 02, 2012				Sheet 18 of 55	



On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

On-Die PLL Voltage Regulator
 H : On-Die PLL voltage regulator enable
 VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA

Thermal Sensor share with VCCADAC power rail so can't remove this power

0.1uH inductor, 200mA

I/O Buffer Voltage

Internal PLL and VRM(+1.5VS)

DMI buffer logic

Core Well I/O Buffer

VccDFTERM should PH +1.8VS or +3VS

For SPI control logi

PCH Power Rail Table

Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)

H5		U13H	
	VSS[0]		
AA17	VSS[1]	AK38	
AA2	VSS[2]	AK4	
AA3	VSS[3]	AK42	
AA33	VSS[4]	AK48	
AA34	VSS[5]	AK8	
AB11	VSS[6]	AL16	
AB14	VSS[7]	AL17	
AB39	VSS[8]	AL19	
AB4	VSS[9]	AL2	
AB43	VSS[10]	AL21	
AB5	VSS[11]	AL23	
AB7	VSS[12]	AL26	
AC19	VSS[13]	AL27	
AC2	VSS[14]	AL31	
AC21	VSS[15]	AL33	
AC24	VSS[16]	AL34	
AC33	VSS[17]	AL48	
AC34	VSS[18]	AM11	
AC48	VSS[19]	AM14	
AD10	VSS[20]	AM36	
AD11	VSS[21]	AM39	
AD12	VSS[22]	AM43	
AD13	VSS[23]	AM45	
AD19	VSS[24]	AM46	
AD24	VSS[25]	AM7	
AD26	VSS[26]	AN2	
AD27	VSS[27]	AN29	
AD33	VSS[28]	AN3	
AD34	VSS[29]	AN31	
AD36	VSS[30]	AP12	
AD37	VSS[31]	AP19	
AD38	VSS[32]	AP28	
AD39	VSS[33]	AP30	
AD4	VSS[34]	AP32	
AD40	VSS[35]	AP38	
AD42	VSS[36]	AP4	
AD43	VSS[37]	AP42	
AD45	VSS[38]	AP46	
AD46	VSS[39]	AP8	
AD8	VSS[40]	AR2	
AE2	VSS[41]	AR48	
AE3	VSS[42]	AT11	
AF10	VSS[43]	AT13	
AF12	VSS[44]	AT18	
AD14	VSS[45]	AT22	
AD16	VSS[46]	AT26	
AF16	VSS[47]	AT28	
AF19	VSS[48]	AT30	
AF24	VSS[49]	AT32	
AF26	VSS[50]	AT34	
AF27	VSS[51]	AT39	
AF29	VSS[52]	AT42	
AF31	VSS[53]	AT46	
AF38	VSS[54]	AT7	
AF4	VSS[55]	AU24	
AF42	VSS[56]	AU30	
AF46	VSS[57]	AV16	
AF5	VSS[58]	AV20	
AF7	VSS[59]	AV24	
AF8	VSS[60]	AV30	
AG19	VSS[61]	AV38	
AG2	VSS[62]	AV4	
AG31	VSS[63]	AV43	
AG48	VSS[64]	AV8	
AH11	VSS[65]	AW14	
AH3	VSS[66]	AW18	
AH36	VSS[67]	AW2	
AH39	VSS[68]	AW22	
AH40	VSS[69]	AW26	
AH42	VSS[70]	AW28	
AH46	VSS[71]	AW32	
AH7	VSS[72]	AW34	
AJ19	VSS[73]	AW36	
AJ21	VSS[74]	AW40	
AJ24	VSS[75]	AW48	
AJ33	VSS[76]	AV11	
AJ34	VSS[77]	AY12	
AK12	VSS[78]	AY22	
AK3	VSS[79]	AY28	
		VSS[158]	

PANTHER_FCBGA989
 <BOM Structure>


U13I	
AY4	VSS[159]
AY42	VSS[160]
AY46	VSS[161]
AY8	VSS[162]
B11	VSS[163]
B15	VSS[164]
B19	VSS[165]
B23	VSS[166]
B27	VSS[167]
B31	VSS[168]
B35	VSS[169]
B39	VSS[170]
B7	VSS[171]
F45	VSS[172]
BB12	VSS[173]
BB16	VSS[174]
BB20	VSS[175]
BB22	VSS[176]
BB24	VSS[177]
BB28	VSS[178]
BB30	VSS[179]
BB38	VSS[180]
BB4	VSS[181]
BC4	VSS[182]
BC14	VSS[183]
BC18	VSS[184]
BC2	VSS[185]
BC22	VSS[186]
BC26	VSS[187]
BC32	VSS[188]
BC34	VSS[189]
BC36	VSS[190]
BC40	VSS[191]
BC42	VSS[192]
BC48	VSS[193]
BD46	VSS[194]
BD5	VSS[195]
BE22	VSS[196]
BE26	VSS[197]
BE40	VSS[198]
BF10	VSS[199]
BF12	VSS[200]
BF16	VSS[201]
BF20	VSS[202]
BF22	VSS[203]
BF24	VSS[204]
BF26	VSS[205]
BF28	VSS[206]
BF30	VSS[207]
BF38	VSS[208]
BF40	VSS[209]
BF8	VSS[210]
BG17	VSS[211]
BG21	VSS[212]
BG33	VSS[213]
BG44	VSS[214]
BG8	VSS[215]
BH11	VSS[216]
BH15	VSS[217]
BH17	VSS[218]
BH19	VSS[219]
H10	VSS[220]
BH27	VSS[221]
BH31	VSS[222]
BH33	VSS[223]
BH35	VSS[224]
BH39	VSS[225]
BH43	VSS[226]
BH7	VSS[227]
D3	VSS[228]
D12	VSS[229]
D16	VSS[230]
D18	VSS[231]
D22	VSS[232]
D24	VSS[233]
D26	VSS[234]
D30	VSS[235]
D32	VSS[236]
D34	VSS[237]
D38	VSS[238]
D42	VSS[239]
D8	VSS[240]
E18	VSS[241]
E26	VSS[242]
G18	VSS[243]
G20	VSS[244]
G26	VSS[245]
G28	VSS[246]
G36	VSS[247]
G48	VSS[248]
H12	VSS[249]
H18	VSS[250]
H22	VSS[251]
H24	VSS[252]
H26	VSS[253]
H30	VSS[254]
H32	VSS[255]
H34	VSS[256]
F3	VSS[257]

PANTHER_FCBGA989
 <BOM Structure>

H46	VSS[259]
K18	VSS[260]
K26	VSS[261]
K39	VSS[262]
K46	VSS[263]
K7	VSS[264]
L18	VSS[265]
L2	VSS[266]
L20	VSS[267]
L26	VSS[268]
L28	VSS[269]
L36	VSS[270]
L48	VSS[271]
M12	VSS[272]
P16	VSS[273]
M18	VSS[274]
M22	VSS[275]
M24	VSS[276]
M30	VSS[277]
M32	VSS[278]
M34	VSS[279]
M38	VSS[280]
M4	VSS[281]
M42	VSS[282]
M46	VSS[283]
M8	VSS[284]
N18	VSS[285]
P30	VSS[286]
N47	VSS[287]
P11	VSS[288]
P18	VSS[289]
T33	VSS[290]
P40	VSS[291]
P43	VSS[292]
P47	VSS[293]
P7	VSS[294]
R2	VSS[295]
R48	VSS[296]
T12	VSS[297]
T31	VSS[298]
T37	VSS[299]
T4	VSS[300]
W34	VSS[301]
T46	VSS[302]
T47	VSS[303]
T8	VSS[304]
V11	VSS[305]
V17	VSS[306]
V26	VSS[307]
V27	VSS[308]
V29	VSS[309]
V31	VSS[310]
V36	VSS[311]
V39	VSS[312]
V43	VSS[313]
V7	VSS[314]
W17	VSS[315]
W19	VSS[316]
W2	VSS[317]
W27	VSS[318]
W48	VSS[319]
Y12	VSS[320]
Y38	VSS[321]
Y4	VSS[322]
Y42	VSS[323]
Y46	VSS[324]
Y8	VSS[325]
BG29	VSS[326]
N24	VSS[327]
AJ3	VSS[328]
AD47	VSS[329]
B43	VSS[330]
BE10	VSS[331]
BG41	VSS[332]
G14	VSS[333]
H16	VSS[334]
T36	VSS[335]
BG22	VSS[336]
BC24	VSS[337]
C22	VSS[338]
AP13	VSS[339]
M14	VSS[340]
AP3	VSS[341]
AP1	VSS[342]
BE16	VSS[343]
BC16	VSS[344]
BG28	VSS[345]
B28	VSS[346]
VSS[352]	


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS
Date: Thursday, February 02, 2012			Sheet 21 of 55	Rev 0.1

[5] PEG_HTX_C_GRX_P[15..0] PEG HTX GRX P[15..0]
 [5] PEG_HTX_C_GRX_N[15..0] PEG HTX GRX N[15..0]




U8A

PCI EXPRESS INTERFACE




PEG GTX HRX P[0..15] PEG GTX HRX P[0..15] [5]
 PEG GTX HRX N[0..15] PEG GTX HRX N[0..15] [5]



CLOCK

PCIE_REFCLKP
PCIE_REFCLKN


CALIBRATION



216-0774207-A11ROB_FC8GA631

PX@
PCIE LANE



U8F



216-0774207-A11ROB_FC8GA631


PX@
LVDS

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 PCIE/LVDS	
Size	B	Document Number		Rev	0.1
Date:	Thursday, February 02, 2012	Sheet	22	of	55








0117 AMD request to stuff R320


- GPU GPIO0 R339 2 1 10K 0402 5%
- GPU GPIO1 R338 2 1 10K 0402 5%
- GPU GPIO2 R355 2 1 10K 0402 5%
- GPU GPIO3 R320 2 1 10K 0402 5%
- GPU GPIO8 R313 2 1 10K 0402 5%
- GPU GPIO9 R314 2 1 10K 0402 5%
- GPU GPIO11 R315 2 1 10K 0402 5%
- GPU GPIO12 R316 2 1 10K 0402 5%
- GPU GPIO13 R317 2 1 10K 0402 5%
- VGA HSYNC R548 1 1 2 10K 0402 5%
- VGA VSYNC R549 1 1 2 10K 0402 5%




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 Main Generic/MSIC Size C Document Number Date: Thursday, February 02, 2012 Sheet 23 of 55



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT S3 BACO POWER
Size	C	Document Number	Sherry and Royal	Rev
Date:	Thursday, February 02, 2012	Sheet	24	of 55




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title SeymourXT-S3 DP PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	0.1
Date: Thursday, February 02, 2012				Sheet	25 of 55



9/28 Reserved for VGA_CORE
10/8 change to B2 size





0120 change power rail to +PCIE_VDDR

7/22 modify




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 PWR/GND Size C Document Number Date: Thursday, February 02, 2012 Sheet 26 of 55
Rev	0.1			

- [28] M_DA[63..0] M_DA[63..0]
- [28] M_MA[13..0] M_MA[13..0]
- [28] M_DQM[7..0] M_DQM[7..0]
- [28] M_DQS[7..0] M_DQS[7..0]
- [28] M_DQS#[7..0] M_DQS#[7..0]





Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
K4W1G1646G-BC11 Samsung 128MB PN:SA00004GS00	R461	R360	R362
H5TQ1G63DFR-11C Hynix 128MB PN:SA000041S20	R462	R359	R362
K4W2G1646C-BC11 Samsung 256MB PN:SA000047Q00	R461	R360	R361
H5TQ2G63BFR-11C/H5TQ2G63DFR-11C Hynix 256MB PN:SA00003YO10/ SA00003YOA0	R462	R359	R361



Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 MEM Interface Document Number Date: Thursday, February 02, 2012
Rev	0.1	Sheet	27	of 55

- [27] M_DA6[3..0] M_DA6[3..0]
- [27] M_MA[13..0] M_MA[13..0]
- [27] M_DQM[7..0] M_DQM[7..0]
- [27] M_DQS[7..0] M_DQS[7..0]
- [27] M_DQS#[7..0] M_DQS#[7..0]




ref 139-02 recommend
add off page
Park SCL recommend pu 60.4 ohm
be 150VGS rate


VRAM P/N :
Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
update VRAM PN 0619 update

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	SeymourXT-S3 VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	28	of 55


LCD POWER CIRCUIT




CMOS Camera





VGA LCD/PANEL BD. Conn.



Security Classification	Compal Secret Data			Title		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA		
Size	Document Number		Sherry and Royal		Rev	
Custom					0.1	
Date:	Thursday, February 02, 2012	Sheet	29	of	55	




- [16] TMDS_B_HPDP# \leftarrow TMDS B HPD#
- [16] HDMI_CLK- CK \leftarrow HDMI CLK- CK R14731 @ 2 0 0402 5% HDMI CLK- CONN
- [16] HDMI_CLK+ CK \leftarrow HDMI CLK+ CK R14741 @ 2 0 0402 5% HDMI CLK+ CONN
- [16] HDMI_TX0- CK \leftarrow HDMI TX0- CK R14751 @ 2 0 0402 5% HDMI TX0- CONN
- [16] HDMI_TX0+ CK \leftarrow HDMI TX0+ CK R14761 @ 2 0 0402 5% HDMI TX0+ CONN
- [16] HDMI_TX1- CK \leftarrow HDMI TX1- CK R14771 @ 2 0 0402 5% HDMI TX1- CONN
- [16] HDMI_TX1+ CK \leftarrow HDMI TX1+ CK R14781 @ 2 0 0402 5% HDMI TX1+ CONN
- [16] HDMI_TX2- CK \leftarrow HDMI TX2- CK R14801 @ 2 0 0402 5% HDMI TX2- CONN
- [16] HDMI_TX2+ CK \leftarrow HDMI TX2+ CK R14811 @ 2 0 0402 5% HDMI TX2+ CONN



Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN	
				Document Number	Sherry and Royal
				Date: Thursday, February 02, 2012	Sheet 30 of 55


Mini-Express Card for WLAN/WiMAX(Half)
Mini-Express Card for SSD(Full)

Mini-Express Card(WLAN/WiMAX)









Mini-Express Card(SSD)


SSD Active:4.5W(1.5A)



9/18 Increase for Intel AOAC function





Layout Notice : Place as close chip as possible.




Layout Notice : Place as close chip as possible.

Rising time (10%-90%)ms <Rising time <100ms




H: Enable internal Regular
L: Disable

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
				LAN-RTL8111F/8105E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	32	of 55





Place Close to T71



Place Close to T72

D34/D35
1'S PN:SC300001G00
2'S PN:SC300002E00







Reserve gas tube for EMI go rural solution

Reserve for EMI go rural solution





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Sherry and Royal	
				Date:	Thursday, February 02, 2012
				Sheet	33 of 55

SMSC thermal sensor placed near by VRAM



REMOTE1, 2+/-:
Trace width/space: 10/10 mil
Trace length: <8"

FAN1 Conn




M/B 橢圓孔 M/B KB 橢圓孔

F G


Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Sherry and Royal
Date: Thursday, February 02, 2012				Sheet 34 of 55

SATA HDD Conn.



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDD/ODD/BT Connector	
2011/06/15		2012/07/11		Sherry and Royal	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Rev
				Custom	0.1
				Date:	Thursday, February 02, 2012
				Sheet	35 of 55






600ohms @100MHz 1A
P/N: SM01000BU00




Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage

MIC Sense
R939 place near pin13
Capless HP Sense
R940 place near pin34

Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in










Vcc	3.3V +/- 5%				
R694	100K +/- 5%	VAD_BID min	VAD_BID typ	VAD_BID max	
Board ID	R695	VAD_BID min	VAD_BID typ	VAD_BID max	
0	0	0 V	0 V	0 V	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	EVT

PN : SA000040B20 S IC KB9012QF A3 LQFP 128P KB CONTROLLER


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS & EC I/O Port
Size	Document Number	Rev	Sherry and Royal	
Custom		0.1		
Date:	Thursday, February 02, 2012	Sheet	37	of 55




Power Board







LED Board



IO Board




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	ROM/KBD/PWR/CR/LED/TP Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	C	Document Number	Sherry and Royal		Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	38	of	55







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0/Left USB Ports Size: Custom Document Number: Rev 0.1 Date: Thursday, February 02, 2012 Sheet: 39 of 55






+5VALW TO +5VS



+3VALW TO +3VS





+1.5V_IO to +1.5VS




<http://mycompal.com/xl>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Sherry and Royal	0.1
Date: Thursday, February 02, 2012				Sheet	40 of 55




<http://mycomp.su/xl>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic Date: Thursday, February 02, 2012 Sheet 41 of 55
				Rev 0.1




PH1 undervoltage protection at 93 +-3 degree C
Recovery at 56 +-3 degree C


For KB930 --> Keep PU201 circuit (Vth = 1.25V)
For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206, PH201, PR205, PR211, PQ201, PR208, PR212



90W(DIS) : PR205=4.42K
 PR210=27.4K
 65W(UMA) : PR205=402(SD034020080)
 PR210=5.11K




Security Classification	Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-BATTERY CONN/OTP C38-G series Chief River Schematic Date: Thursday, February 02, 2012 Sheet 42 of 55



CHGVADJ=(Vcell-4)/0.10627

Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A-3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title	
				CHARGER	
				Size Document Number	
				C38-G series Chief River Schematic	
				Date:	Thursday, February 02, 2012
				Sheet	43 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Note:
 Use TPS51125 IC can remove RTC refernece LDO
 Use TPS51427 IC must keep RTC refernece LDO




+3.3VALWP OCP (min) = 5.81A
 +5VALWP OCP (min) = 8.44A

[37] EC_ON
 [37,42] MAINPWON

Security Classification		Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				C38-G series Chief River Schematic	
Date: Thursday, February 02, 2012		Sheet 44 of 55			

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off




1.8VSP max current=4A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	C38-G series Chief River Schematic			Rev
Custom					0.1
Date:	Thursday, February 02, 2012	Sheet	45	of	55

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


Note: S3 - sleep ; S5 - power off



Security Classification	Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	
PWR-+1.5VP/+1.8VSP	
Size	Document Number
Custom	C38-G series Chief River Schematic
Date:	Thursday, February 02, 2012
Sheet	46 of 55
Rev	0.1

[10,37,40,45,46,49] SUSP#



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR +1.05VS_VCCPP/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date	Thursday, February 02, 2012
				Sheet	47 of 55
				Rev	0.1
				C38-G series Chief River Schematic	


VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


output voltage adjustable network

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A

+VCCSAP  +VCCSA

The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.






		Seymour
GPU_VID1	GPU_VID0	Core Voltage Level
1	1	0.9V
1	0	1.0V
0	1	1.05V
0	0	1.12V

+VGA_CORE
Iocp=32.5A

VGA_PCIE	1.0V	1.1V
PR819	4.53K	3K





+VGF_X_CORE:
 VID1=1.23V
 IccMax=33A
 Icc_TDC=21.5A
 Icc_Dyn=20.2A
 OCP~40A

For ULV 17W 1+1
 CPU_CORE LL= -2.9mΩ,
 GFX_CORE LL= -3.9mΩ,
 L DCR=1.1mΩ



+CPU_CORE:
 VID1=0.9V
 IccMax=33A
 Icc_TDC=25A
 Icc_Dyn=28A
 OCP~40A

Security Classification	Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number C38-G series Chief River Schematic Date: Thursday, February 02, 2012
				Rev 0.1
				Sheet 50 of 55



For BOT side

For TOP side



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	CPU_CORE_CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date:	Thursday, February 02, 2012	Sheet	51	of	55

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

<http://mycomp-su/xl>

Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date:	Thursday, February 02, 2012
				Sheet	52 of 55


COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*

PCB NAME: *LA-7981P*

REVISION:

DATE: *2011/07/13*



Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Sherry and Royal	0.1
				Date: Thursday, February 02, 2012	Sheet 53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial				DVT
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

<http://mycomp.su/xl>

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Document Number	Sherry and Royal
Date:	Thursday, February 02, 2012		Sheet	54	of 55