



JE70-DN/SJV71-DN/HM72-DN Block Diagram

Project code: 91.4HP01.001
 PCB P/N : 48.4HP01.011
 REVISION : 09929-1



SYSTEM DC/DC RT8223 45	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (5A)
	3D3V_S5 (5A)
SYSTEM DC/DC RT8209E 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3
SYSTEM DC/DC RT8015A 47	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S0
RT9025 48	
5V_S5	1D05V_S0
RT9161 48	
3D3V_S0	2D5V_S0 (200mA)
RT9025 48	
3D3V_S0	1V_VGA (1.2A)
RT9025, RT8209E 47	
3D3V_S5	1D1V_S5
5V_S5	1D1V_S0
CHARGER BQ24745 49	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 6.0A
	UP+5V 5V 100mA
CPU DC/DC ISL6265HR 44	
INPUTS	OUTPUTS
	VCC_CORE_S0_0 0~1.55V 18A
DCBATOUT	VCC_CORE_S0_1 0~1.55V 18A
	VDDNB 0~1.55V 18A



JE70-DN

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **JE70-DN** Rev: SB

Date: Wednesday, March 31, 2010 Sheet 1 of 63

EC Functional Strap Definitions

page9

<p>STRAP_DEBUG_BUS_GPIO_ENABLEB Enables the Test Debug Bus using GPIO. (PIN: RS780M--> VSYNC#) * 1 :Disable 0 : Enable</p>
<p>RS780: Enables Side port memory (RS880 use HSYNC#) * 1 :Disable 0 : Enable</p>

<p>SUS_STAT# Selects Loading of STRAPS From EEPROM * 1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected</p>

page15

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL <i>DEFAULT</i>	DISABLE ILA AUTORUN <i>DEFAULT</i>	USE FC PLL <i>DEFAULT</i>	USE DEFAULT PCIE STRAPS <i>DEFAULT</i>	DISABLE PCI MEM BOOT <i>DEFAULT</i>
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

page15

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIE Gen2 <i>DEFAULT</i>	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE <i>DEFAULT</i>	EC ENABLED	CLKGEN ENABLED <i>DEFAULT</i>	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIE Gen1	Watchdog Timer Disabled <i>DEFAULT</i>	IGNORE DEBUG STRAP <i>DEFAULT</i>	FUSION CLOCK MODE	EC DISABLED <i>DEFAULT</i>	CLKGEN DISABLED	PERFORMANCE MODE <i>DEFAULT</i>	L,H = LPC ROM (Default) L,L = FWH ROM	

NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

Signal	Comment
TEST# pin110	Test Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the device operation mode as follows: No pull-down resistor: Normal operation mode (XORTR and TRIST strap pins are ignored). 10 KΩ external pull-down resistor:Test mode (ICT or XOR-Tree Test mode, according to XORTR and TRIST strap pins).
XORTR# pin111	XOR-Tree Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the XOR-Tree Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. 10 KΩ external pull-down resistor:XOR-Tree Test mode .Note: TRIST strap pin must be left unconnected.
TRIST# pin112	ICT Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the ICT Test mode, if TEST is strapped low: No pull-down resistor: Not allowed if TEST pin is strapped low. 10 KΩ external pull-down resistor:ICT Test mode (see Section 3.4.1 on page 53), forces the device to float its output and I/O pins.Note: XORTR strap pin must be left unconnected.
JEN0#, JENK# pin49,53	JTAG Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the JTAG signals to device pins (see Table 4 on page 35 for details). Both JEN0 and JENK, are pulled to 1 by an internal resistor The external 10 KΩ pull-down resistor must be connected to GND.
SHBM pin83	Shared Host BIOS Memory. Sampled at VCC Power-Up reset or VCC_POR Input reset, to determine the state of the shared BIOS memory. No pull-down resistor:Disable the shared BIOS memory. 10 KΩ external pull-down resistor:Enable the shared BIOS memory
SDP_VIS# pin41	Port80 (SDP) Visibility Mode Select. Sampled at VCC Power-Up reset or VCC_POR Input reset, to select the Visibility mode for the Port80 (SDP). No pull-down resistor: SDP in Normal mode 10 KΩ external pull-down resistor:SDP in Visibility mode.
XOR_OUT pin35	XOR-Tree Output. The device pins are internally connected in a XOR-tree structure

page12


USB	
Pair	Device
12	MINI2 CARD
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	NC
2	USB4
1	MINI1 CARD
0	USB1






OCP3#

OCP2#

OCP0#





JE70-DN

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference	
Size	Document Number
A3	JE70-DN
Date:	Rev
Thursday, November 19, 2009	SB
Sheet 2 of	63




SEL_27	REF2	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_SATA	REF1	0	100MHz differential spreading SRC clock
SEL_SATA	REF1	0*	100MHz differential spreading SRC clock
SEL_HTT66	REF0	1	66MHz 3.3V single ended HTT clock
SEL_HTT66	REF0	0*	100MHz differential HTT clock

CPU_CLK (200MHz)



OSC 14M NB	
RS880M	1.1V 158R/90.9



SB 1224 EMI

NB CLOCK INPUT TABLE

NB CLOCKS	RS880
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC
GPPSB_REFCLK	100M DIFF


JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CLKGEN ICS9LPRS480**

Size	Document Number	Rev
A3	JE70-DN	SB

Date: Monday, March 01, 2010 Sheet 3 of 63



62.10055.111
 SKT-BGA638H176




<http://hobi-elektronika.net>

JE70-DN

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU HT LINK I/F (1/4)**

Size: A3	Document Number: JE70-DN	Rev: SB
Date: Monday, March 01, 2010	Sheet 4 of 63	



MEM-MA	ACPU1C	MEM-DATA	MEM-MB	MEM-DM	MEM-DOS	MEM-DQS
17 MEM_MA_DATA0	G12	MA_DATA0	MB_DATA0	C11	MEM_MB_DATA0	16
17 MEM_MA_DATA1	F12	MA_DATA1	MB_DATA1	A11	MEM_MB_DATA1	16
17 MEM_MA_DATA2	H14	MA_DATA2	MB_DATA2	A14	MEM_MB_DATA2	16
17 MEM_MA_DATA3	G14	MA_DATA3	MB_DATA3	B14	MEM_MB_DATA3	16
17 MEM_MA_DATA4	H11	MA_DATA4	MB_DATA4	G11	MEM_MB_DATA4	16
17 MEM_MA_DATA5	H12	MA_DATA5	MB_DATA5	F11	MEM_MB_DATA5	16
17 MEM_MA_DATA6	C13	MA_DATA6	MB_DATA6	D12	MEM_MB_DATA6	16
17 MEM_MA_DATA7	E13	MA_DATA7	MB_DATA7	A13	MEM_MB_DATA7	16
17 MEM_MA_DATA8	H15	MA_DATA8	MB_DATA8	A15	MEM_MB_DATA8	16
17 MEM_MA_DATA9	E15	MA_DATA9	MB_DATA9	A16	MEM_MB_DATA9	16
17 MEM_MA_DATA10	E17	MA_DATA10	MB_DATA10	A19	MEM_MB_DATA10	16
17 MEM_MA_DATA11	H17	MA_DATA11	MB_DATA11	A20	MEM_MB_DATA11	16
17 MEM_MA_DATA12	E14	MA_DATA12	MB_DATA12	C14	MEM_MB_DATA12	16
17 MEM_MA_DATA13	F14	MA_DATA13	MB_DATA13	D14	MEM_MB_DATA13	16
17 MEM_MA_DATA14	C17	MA_DATA14	MB_DATA14	C18	MEM_MB_DATA14	16
17 MEM_MA_DATA15	G17	MA_DATA15	MB_DATA15	D18	MEM_MB_DATA15	16
17 MEM_MA_DATA16	G18	MA_DATA16	MB_DATA16	D20	MEM_MB_DATA16	16
17 MEM_MA_DATA17	C19	MA_DATA17	MB_DATA17	A21	MEM_MB_DATA17	16
17 MEM_MA_DATA18	D22	MA_DATA18	MB_DATA18	D24	MEM_MB_DATA18	16
17 MEM_MA_DATA19	E18	MA_DATA19	MB_DATA19	B20	MEM_MB_DATA19	16
17 MEM_MA_DATA20	F18	MA_DATA20	MB_DATA20	C20	MEM_MB_DATA20	16
17 MEM_MA_DATA21	B22	MA_DATA21	MB_DATA21	B24	MEM_MB_DATA21	16
17 MEM_MA_DATA22	C23	MA_DATA22	MB_DATA22	C24	MEM_MB_DATA22	16
17 MEM_MA_DATA23	F20	MA_DATA23	MB_DATA23	E24	MEM_MB_DATA23	16
17 MEM_MA_DATA24	H24	MA_DATA24	MB_DATA24	G25	MEM_MB_DATA24	16
17 MEM_MA_DATA25	H24	MA_DATA25	MB_DATA25	G25	MEM_MB_DATA25	16
17 MEM_MA_DATA26	J19	MA_DATA26	MB_DATA26	G26	MEM_MB_DATA26	16
17 MEM_MA_DATA27	E21	MA_DATA27	MB_DATA27	C26	MEM_MB_DATA27	16
17 MEM_MA_DATA28	E22	MA_DATA28	MB_DATA28	D26	MEM_MB_DATA28	16
17 MEM_MA_DATA29	H20	MA_DATA29	MB_DATA29	G23	MEM_MB_DATA29	16
17 MEM_MA_DATA30	H22	MA_DATA30	MB_DATA30	C24	MEM_MB_DATA30	16
17 MEM_MA_DATA31	AB24	MA_DATA31	MB_DATA31	AA24	MEM_MB_DATA31	16
17 MEM_MA_DATA32	AB22	MA_DATA32	MB_DATA32	AA23	MEM_MB_DATA32	16
17 MEM_MA_DATA33	AA21	MA_DATA33	MB_DATA33	AD24	MEM_MB_DATA33	16
17 MEM_MA_DATA34	W22	MA_DATA34	MB_DATA34	AE24	MEM_MB_DATA34	16
17 MEM_MA_DATA35	W21	MA_DATA35	MB_DATA35	AA26	MEM_MB_DATA35	16
17 MEM_MA_DATA36	Y22	MA_DATA36	MB_DATA36	AA25	MEM_MB_DATA36	16
17 MEM_MA_DATA37	Y22	MA_DATA37	MB_DATA37	AD26	MEM_MB_DATA37	16
17 MEM_MA_DATA38	Y20	MA_DATA38	MB_DATA38	AE25	MEM_MB_DATA38	16
17 MEM_MA_DATA39	Y20	MA_DATA39	MB_DATA39	AC22	MEM_MB_DATA39	16
17 MEM_MA_DATA40	AA20	MA_DATA40	MB_DATA40	AD22	MEM_MB_DATA40	16
17 MEM_MA_DATA41	AA18	MA_DATA41	MB_DATA41	AE20	MEM_MB_DATA41	16
17 MEM_MA_DATA42	AB18	MA_DATA42	MB_DATA42	AE24	MEM_MB_DATA42	16
17 MEM_MA_DATA43	AB21	MA_DATA43	MB_DATA43	AE24	MEM_MB_DATA43	16
17 MEM_MA_DATA44	AD19	MA_DATA44	MB_DATA44	AE23	MEM_MB_DATA44	16
17 MEM_MA_DATA45	Y18	MA_DATA45	MB_DATA45	AC20	MEM_MB_DATA45	16
17 MEM_MA_DATA46	AD17	MA_DATA46	MB_DATA46	AD20	MEM_MB_DATA46	16
17 MEM_MA_DATA47	W16	MA_DATA47	MB_DATA47	AD18	MEM_MB_DATA47	16
17 MEM_MA_DATA48	Y14	MA_DATA48	MB_DATA48	AE18	MEM_MB_DATA48	16
17 MEM_MA_DATA49	Y14	MA_DATA49	MB_DATA49	AC14	MEM_MB_DATA49	16
17 MEM_MA_DATA50	Y17	MA_DATA50	MB_DATA50	AD14	MEM_MB_DATA50	16
17 MEM_MA_DATA51	AB17	MA_DATA51	MB_DATA51	AE19	MEM_MB_DATA51	16
17 MEM_MA_DATA52	AB15	MA_DATA52	MB_DATA52	AC18	MEM_MB_DATA52	16
17 MEM_MA_DATA53	AD15	MA_DATA53	MB_DATA53	AE16	MEM_MB_DATA53	16
17 MEM_MA_DATA54	AB13	MA_DATA54	MB_DATA54	AE15	MEM_MB_DATA54	16
17 MEM_MA_DATA55	AD13	MA_DATA55	MB_DATA55	AF13	MEM_MB_DATA55	16
17 MEM_MA_DATA56	Y12	MA_DATA56	MB_DATA56	AC12	MEM_MB_DATA56	16
17 MEM_MA_DATA57	W11	MA_DATA57	MB_DATA57	AE11	MEM_MB_DATA57	16
17 MEM_MA_DATA58	AB14	MA_DATA58	MB_DATA58	Y11	MEM_MB_DATA58	16
17 MEM_MA_DATA59	AB14	MA_DATA59	MB_DATA59	AE14	MEM_MB_DATA59	16
17 MEM_MA_DATA60	AB12	MA_DATA60	MB_DATA60	AE14	MEM_MB_DATA60	16
17 MEM_MA_DATA61	AB12	MA_DATA61	MB_DATA61	AE11	MEM_MB_DATA61	16
17 MEM_MA_DATA62	AB12	MA_DATA62	MB_DATA62	AD11	MEM_MB_DATA62	16
17 MEM_MA_DATA63	AB12	MA_DATA63	MB_DATA63	AD11	MEM_MB_DATA63	16
17 MEM_MA_DM0	E12	MA_DM0	MB_DM0	A12	MEM_MB_DM0	16
17 MEM_MA_DM1	C15	MA_DM1	MB_DM1	B16	MEM_MB_DM1	16
17 MEM_MA_DM2	E19	MA_DM2	MB_DM2	A22	MEM_MB_DM2	16
17 MEM_MA_DM3	F24	MA_DM3	MB_DM3	E25	MEM_MB_DM3	16
17 MEM_MA_DM4	AC24	MA_DM4	MB_DM4	AE22	MEM_MB_DM4	16
17 MEM_MA_DM5	Y19	MA_DM5	MB_DM5	AC16	MEM_MB_DM5	16
17 MEM_MA_DM6	AB16	MA_DM6	MB_DM6	AD12	MEM_MB_DM6	16
17 MEM_MA_DM7	Y13	MA_DM7	MB_DM7		MEM_MB_DM7	16
17 MEM_MA_DQS0_P	G13	MA_DQS_H0	MB_DQS_H0	C12	MEM_MB_DQS0_P	16
17 MEM_MA_DQS0_N	H13	MA_DQS_L0	MB_DQS_L0	B12	MEM_MB_DQS0_N	16
17 MEM_MA_DQS1_P	G16	MA_DQS_H1	MB_DQS_H1	D16	MEM_MB_DQS1_P	16
17 MEM_MA_DQS1_N	G16	MA_DQS_L1	MB_DQS_L1	C16	MEM_MB_DQS1_N	16
17 MEM_MA_DQS2_P	C22	MA_DQS_H2	MB_DQS_H2	A24	MEM_MB_DQS2_P	16
17 MEM_MA_DQS2_N	C21	MA_DQS_L2	MB_DQS_L2	A23	MEM_MB_DQS2_N	16
17 MEM_MA_DQS3_P	G22	MA_DQS_H3	MB_DQS_H3	F26	MEM_MB_DQS3_P	16
17 MEM_MA_DQS3_N	G21	MA_DQS_L3	MB_DQS_L3	E26	MEM_MB_DQS3_N	16
17 MEM_MA_DQS4_P	AD23	MA_DQS_H4	MB_DQS_H4	AC25	MEM_MB_DQS4_P	16
17 MEM_MA_DQS4_N	AC23	MA_DQS_L4	MB_DQS_L4	AE21	MEM_MB_DQS4_N	16
17 MEM_MA_DQS5_P	AB19	MA_DQS_H5	MB_DQS_H5	AE21	MEM_MB_DQS5_P	16
17 MEM_MA_DQS5_N	AB20	MA_DQS_L5	MB_DQS_L5	AE22	MEM_MB_DQS5_N	16
17 MEM_MA_DQS6_P	Y15	MA_DQS_H6	MB_DQS_H6	AE16	MEM_MB_DQS6_P	16
17 MEM_MA_DQS6_N	W15	MA_DQS_L6	MB_DQS_L6	AD16	MEM_MB_DQS6_N	16
17 MEM_MA_DQS7_P	W12	MA_DQS_H7	MB_DQS_H7	AE12	MEM_MB_DQS7_P	16
17 MEM_MA_DQS7_N	W13	MA_DQS_L7	MB_DQS_L7	AE12	MEM_MB_DQS7_N	16

SKT-CPU638P,DANUB


SKT-CPU638P,DANUB

62.10055.111

JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU DDR (2/4)		
Size	Document Number		Rev		
A3	JE70-DN			SB	
Date:	Monday, March 01, 2010	Sheet	5	of	63




IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491




LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



S1G3&S1G4 not support LDTREQ_L(CPU_LDT_REQ#_CPU)



The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN




1026 modify RN84,R612,R611
1029 delete R612

Internal pull high 300 ohm
CPU_DBREQ#
PROCHOT#_SB 11
CPU_MEMHOT# 16




LAYOUT: Route FBCLKOUT_H/L

differentially impedance 80

1105 modify Q8,R81,R375,C205
Near CPU PIN



CPU exceeds to 125°C



JE70-DN



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Control&Debug_(3/4)**

Size: A3	Document Number: JE70-DN	Rev: SB
Date: Tuesday, February 23, 2010	Sheet 6 of 63	

ACPU1F		
AA4	VSS1	VSS66
AA11	VSS2	VSS67
AA13	VSS3	VSS68
AA15	VSS4	VSS69
AA17	VSS5	VSS70
AA19	VSS6	VSS71
AB2	VSS7	VSS72
AB7	VSS8	VSS73
AB9	VSS9	VSS74
AB23	VSS10	VSS75
AB25	VSS11	VSS76
AC11	VSS12	VSS77
AC13	VSS13	VSS78
AC15	VSS14	VSS79
AC17	VSS15	VSS80
AC19	VSS16	VSS81
AC21	VSS17	VSS82
AD6	VSS18	VSS83
AD8	VSS19	VSS84
AD25	VSS20	VSS85
AE11	VSS21	VSS86
AE13	VSS22	VSS87
AE15	VSS23	VSS88
AE17	VSS24	VSS89
AE19	VSS25	VSS90
AE21	VSS26	VSS91
AE23	VSS27	VSS92
B4	VSS28	VSS93
B6	VSS29	VSS94
B8	VSS30	VSS95
B9	VSS31	VSS96
B11	VSS32	VSS97
B13	VSS33	VSS98
B15	VSS34	VSS99
B17	VSS35	VSS100
B19	VSS36	VSS101
B21	VSS37	VSS102
B23	VSS38	VSS103
B25	VSS39	VSS104
D6	VSS40	VSS105
D9	VSS41	VSS106
D11	VSS42	VSS107
D13	VSS43	VSS108
D15	VSS44	VSS109
D17	VSS45	VSS110
D19	VSS46	VSS111
D21	VSS47	VSS112
D23	VSS48	VSS113
D25	VSS49	VSS114
E4	VSS50	VSS115
F2	VSS51	VSS116
F11	VSS52	VSS117
F13	VSS53	VSS118
F15	VSS54	VSS119
F17	VSS55	VSS120
F19	VSS56	VSS121
F21	VSS57	VSS122
F23	VSS58	VSS123
F25	VSS59	VSS124
H7	VSS60	VSS125
H9	VSS61	VSS126
H21	VSS62	VSS127
H23	VSS63	VSS128
J4	VSS64	VSS129
	VSS65	VSS130

SKT-CPU638P,DANUB



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Power_(4/4)**

Size: A3	Document Number: JE70-DN	Rev: SB
Date: Wednesday, January 06, 2010	Sheet 7 of 63	

4 HT_CPU_NB_CAD_H0
4 HT_CPU_NB_CAD_L0
4 HT_CPU_NB_CAD_L1
4 HT_CPU_NB_CAD_H1
4 HT_CPU_NB_CAD_H2
4 HT_CPU_NB_CAD_L2
4 HT_CPU_NB_CAD_H3
4 HT_CPU_NB_CAD_L3
4 HT_CPU_NB_CAD_H4
4 HT_CPU_NB_CAD_L4
4 HT_CPU_NB_CAD_H5
4 HT_CPU_NB_CAD_L5
4 HT_CPU_NB_CAD_H6
4 HT_CPU_NB_CAD_L6
4 HT_CPU_NB_CAD_H7
4 HT_CPU_NB_CAD_L7

4 HT_CPU_NB_CAD_H8
4 HT_CPU_NB_CAD_L8
4 HT_CPU_NB_CAD_H9
4 HT_CPU_NB_CAD_L9
4 HT_CPU_NB_CAD_H10
4 HT_CPU_NB_CAD_L10
4 HT_CPU_NB_CAD_H11
4 HT_CPU_NB_CAD_L11
4 HT_CPU_NB_CAD_H12
4 HT_CPU_NB_CAD_L12
4 HT_CPU_NB_CAD_H13
4 HT_CPU_NB_CAD_L13
4 HT_CPU_NB_CAD_H14
4 HT_CPU_NB_CAD_L14
4 HT_CPU_NB_CAD_H15
4 HT_CPU_NB_CAD_L15

4 HT_CPU_NB_CLK_H0
4 HT_CPU_NB_CLK_L0
4 HT_CPU_NB_CLK_H1
4 HT_CPU_NB_CLK_L1

4 HT_CPU_NB_CTL_H0
4 HT_CPU_NB_CTL_L0
4 HT_CPU_NB_CTL_H1
4 HT_CPU_NB_CTL_L1

HT_RXCAD0P
HT_RXCAD0N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD7P
HT_RXCAD7N

HT_RXCAD8P
HT_RXCAD8N
HT_RXCAD9P
HT_RXCAD9N
HT_RXCAD10P
HT_RXCAD10N
HT_RXCAD11P
HT_RXCAD11N
HT_RXCAD12P
HT_RXCAD12N
HT_RXCAD13P
HT_RXCAD13N
HT_RXCAD14P
HT_RXCAD14N
HT_RXCAD15P
HT_RXCAD15N

HT_RXCLK0P
HT_RXCLK0N
HT_RXCLK1P
HT_RXCLK1N

HT_RXCTL0P
HT_RXCTL0N
HT_RXCTL1P
HT_RXCTL1N

HT_RXCALP
HT_RXCALN

HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N

HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N

HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N

HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N

HT_TXCALP
HT_TXCALN

PART 1 OF 6
HYPER TRANSPORT CPU I/F



Placement: close RS880

Placement: close RS880

PEG_RXP15
PEG_RXN15
PEG_RXP14
PEG_RXN14
PEG_RXP13
PEG_RXN13
PEG_RXP12
PEG_RXN12
PEG_RXP11
PEG_RXN11
PEG_RXP10
PEG_RXN10
PEG_RXP9
PEG_RXN9
PEG_RXP8
PEG_RXN8
PEG_RXP7
PEG_RXN7
PEG_RXP6
PEG_RXN6
PEG_RXP5
PEG_RXN5
PEG_RXP4
PEG_RXN4
PEG_RXP3
PEG_RXN3
PEG_RXP2
PEG_RXN2
PEG_RXP1
PEG_RXN1
PEG_RXP0
PEG_RXN0

GFX_RX0P
GFX_RX0N
GFX_RX1P
GFX_RX1N
GFX_RX2P
GFX_RX2N
GFX_RX3P
GFX_RX3N
GFX_RX4P
GFX_RX4N
GFX_RX5P
GFX_RX5N
GFX_RX6P
GFX_RX6N
GFX_RX7P
GFX_RX7N
GFX_RX8P
GFX_RX8N
GFX_RX9P
GFX_RX9N
GFX_RX10P
GFX_RX10N
GFX_RX11P
GFX_RX11N
GFX_RX12P
GFX_RX12N
GFX_RX13P
GFX_RX13N
GFX_RX14P
GFX_RX14N
GFX_RX15P
GFX_RX15N

GTXP15 DJS PX1
GTXN15 DJS PX1
GTXP14 DJS PX1
GTXN14 DJS PX1
GTXP13 DJS PX1
GTXN13 DJS PX1
GTXP12 DJS PX1
GTXN12 DJS PX1
GTXP11 DJS PX1
GTXN11 DJS PX1
GTXP10 DJS PX1
GTXN10 DJS PX1
GTXP9 DJS PX1
GTXN9 DJS PX1
GTXP8 DJS PX1
GTXN8 DJS PX1
GTXP7 DJS PX1
GTXN7 DJS PX1
GTXP6 DJS PX1
GTXN6 DJS PX1
GTXP5 DJS PX1
GTXN5 DJS PX1
GTXP4 DJS PX1
GTXN4 DJS PX1
GTXP3 DJS PX1
GTXN3 DJS PX1
GTXP2 DJS PX1
GTXN2 DJS PX1
GTXP1 DJS PX1
GTXN1 DJS PX1
GTXP0 DJS PX1
GTXN0 DJS PX1

SCD1U16V2KX-3GP
PEG_TXP15
PEG_TXN15
PEG_TXP14
PEG_TXN14
PEG_TXP13
PEG_TXN13
PEG_TXP12
PEG_TXN12
PEG_TXP11
PEG_TXN11
PEG_TXP10
PEG_TXN10
PEG_TXP9
PEG_TXN9
PEG_TXP8
PEG_TXN8
PEG_TXP7
PEG_TXN7
PEG_TXP6
PEG_TXN6
PEG_TXP5
PEG_TXN5
PEG_TXP4
PEG_TXN4
PEG_TXP3
PEG_TXN3
PEG_TXP2
PEG_TXN2
PEG_TXP1
PEG_TXN1
PEG_TXP0
PEG_TXN0

PART 2 OF 6
PCIE I/F GFX

52 PEG_RXN[15..0] >>>




52 PEG_RXP[15..0] >>>

PEG_TXP[15..0] 52 >>>

PEG_TXN[15..0] 52 >>>

RS880M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1





SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

AC1 TXP0 C577 1
AC2 TXN0 C578 1
AC3 TXP1 C572 1
AC4 TXN1 C574 1
AA2 TXP2 C564 1
AA1 TXN2 C565 1

Y1 -
Y2 -
Y3 -
Y4 -
V1 -
V2 -

1105 delete TP16, TP17




JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title: ATI-RS880M-HT LINK&PCIE(1/3)

Size: A3 Document Number: JE70-DN Rev: SB

Date: Tuesday, February 23, 2010 Sheet: 8 of 63



STRAP_DEBUG_BUS_GPIO_ENABLEB	
Enables the Test Debug Bus using GPIO. (PIN: RS880M--> DAC_VSYNC)	
*1	:Disable 0 : Enable
RS880: Enables Side port memory (PIN: RS880M--> DAC_HSYNC)	
*1	:Disable 0 : Enable
SUS_STAT#	
Selects Loading of STRAPS from EEPROM	
*1	: Bypass the loading of EEPROM straps and use Hardware Default Values
0	: I2C Master can load strap values from EEPROM if connected, or use default values if not connected

TXOUT_L0P	A22	>>> GMCH_TXAOUT0+ 18
TXOUT_L0N	B22	>>> GMCH_TXAOUT0- 18
TXOUT_L1P	A21	>>> GMCH_TXAOUT1+ 18
TXOUT_L1N	B21	>>> GMCH_TXAOUT1- 18
TXOUT_L2P	B20	>>> GMCH_TXAOUT2+ 18
TXOUT_L2N	A20	>>> GMCH_TXAOUT2- 18
TXOUT_L3P	A19	>>> GMCH_TXAOUT3+ 18
TXOUT_L3N	B19	>>> GMCH_TXAOUT3- 18
TXOUT_U0P	B18	>>> GMCH_TXBOUT0+ 18
TXOUT_U0N	A18	>>> GMCH_TXBOUT0- 18
TXOUT_U1P	A17	>>> GMCH_TXBOUT1+ 18
TXOUT_U1N	B17	>>> GMCH_TXBOUT1- 18
TXOUT_U2P	D20	>>> GMCH_TXBOUT2+ 18
TXOUT_U2N	D21	>>> GMCH_TXBOUT2- 18
TXOUT_U3P	D18	>>> GMCH_TXBOUT3+ 18
TXOUT_U3N	D19	>>> GMCH_TXBOUT3- 18
TXCLK_LP	B16	>>> GMCH_TXACLK+ 18
TXCLK_LN	A16	>>> GMCH_TXACLK- 18
TXCLK_UP	D16	>>> GMCH_TXBCLK+ 18
TXCLK_UN	D17	>>> GMCH_TXBCLK- 18







VDDLTP18	A13	1D8V_S0_VDDLTP18
VSSLTP18	B13	
VDDL18_1	A15	1D8V_S0_VDDL18
VDDL18_2	B15	
VDDL18_3	A14	
VDDL18_4	B14	
VSSLT1	C14	
VSSLT2	D15	
VSSLT3	C16	
VSSLT4	C18	
VSSLT5	C20	
VSSLT6	E20	
VSSLT7	C22	

LVDS_DIGON	E9	>>> GMCH_LCDVDD_ON 19
LVDS_BLON	F7	>>> GMCH_BL_PWM 19
LVDS_ENA_BL	G12	>>> LVDS_ENA_BL 18
TMDS_HPD	D9	>>> NB_DVI_HPD
HPD	D10	>>> HDMI_DETECT# 21
SUS_STAT#	D12	>>> NB_SUS_STAT# 1
THERMALDIODE_P	AE8	RS780 DXP3 1
THERMALDIODE_N	AD8	RS780 DXN3 1
TESTMODE	D13	>>> TESTMODE_NB

JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	ATi-RS880M LVDS&CRT (2/3)	
Size	Document Number	Rev
A3		SB
Date:	Tuesday, February 23, 2010	Sheet 9 of 63










JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-RS880M Side Port&PWR&GND(3/3)**

Size: A3 Document Number: **JE70-DN** Rev: **SB**

Date: Tuesday, February 23, 2010 Sheet 10 of 63



Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

1020 modify these nets
1105 modify these nets

USB	
Pair	Device
12	MINI2 CARD
11	NC
10	NC
9	CCD
8	NC
7	Bluetooth
6	USB3
5	USB2
4	CardReader
3	USB4
2	NC
1	MINI1 CARD
0	USB1

Strap Pin / define to use LPC or SPI ROM


JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI-SB820 USB&GPIO (2/5)**



Size: A3 Document Number: **JE70-DN** Rev: **SB**

Date: Tuesday, February 23, 2010 Sheet 12 of 63




Depand on SB820 Ver.
Very Close to SB820


Put near Dimm Door



XTAL-25MHZ-120-GP-U
82.30020.A31
2ND = 82.30020.791
3RD = 82.30020.851




1029 modify the net (SATA_LED#)



JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ATI-SB820 SATA-IDE (3/5)			
Size	Document Number	Rev	SB
A3	JE70-DN		
Date:	Tuesday, February 23, 2010	Sheet	13 of 63

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File: **ATI-SB820 POWER&GND (4/5)**

Size	Document Number	Rev
Custom	JE70-DN	SB

Date: Friday, February 12, 2010 Sheet 14 of 63

REQUIRED STRAPS

REQUIRED SYSTEM STRAPS



1118 modify R412,R411

	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	AZ_SDOUT	GPIO200	GPIO199
PULL HIGH	ALLOW PCIe Gen2 <small>DEFAULT</small>	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE <small>DEFAULT</small>	EC ENABLED	CLKGEN ENABLED	LOW POWER MODE	H,H = Reserved H,L = SPI ROM	
PULL LOW	FORCE PCIe Gen1	Watchdog Timer Disabled <small>DEFAULT</small>	IGNORE DEBUG STRAP <small>DEFAULT</small>	FUSION CLOCK MODE	EC DISABLED <small>DEFAULT</small>	CLKGEN DISABLED <small>DEFAULT</small>	PERFORMANCE MODE <small>DEFAULT</small>	L,H = LPC ROM (Default) L,L = FWH ROM	





NOTE: SB820 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

DEBUG STRAPS


TPAD14-GP TP89	PCI_AD23	11
TPAD14-GP TP87	PCI_AD24	11
TPAD14-GP TP85	PCI_AD25	11
TPAD14-GP TP93	PCI_AD26	11
TPAD14-GP TP98	PCI_AD27	11
TPAD14-GP TP156	PCI_AD28	11
TPAD14-GP TP159	PCI_AD29	11
TPAD14-GP TP154	PCI_AD30	11

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL <small>DEFAULT</small>	DISABLE ILA AUTORUN <small>DEFAULT</small>	USE FC PLL <small>DEFAULT</small>	USE DEFAULT PCIe STRAPS <small>DEFAULT</small>	DISABLE PCI MEM BOOT <small>DEFAULT</small>
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT



Note: SB820 has 15K internal PU FOR PCI_AD[27:23]



VREF_DDR_MEM



DDR_VREF_DQ






JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Heintai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
DDRIII SO-DIMM SKT 1



Size Document Number Rev
Custom **JE70-DN** **SB**

Date: Tuesday, February 23, 2010 Sheet 16 of 63



STANDARD TYPE





REVERSE TYPE



Layout Note:
Place these Caps near SO-DIMMA3.

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is
SO-DIMMA TS Address is

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is
SO-DIMMA TS Address is



DISPLAY SUPPORT TABLE

	PX_EN#	DP_AUXON EDP disabled	I2C_DATA EDP disabled	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	X	X	0	IGP (LVDS, EDP, VGA, DP)
MXM only mode	1	X	X	1	MXM (LVDS, EDP, VGA, DP)
Power Express (muxed)	0	0/1	0/1	1	MXM/IGP (LVDS, EDP, VGA) ; MXM (DP)
Power Express (muxless)	0	X	X	0	IGP (LVDS, EDP, VGA, DP)

PX mode display device auto detection method:
VGA: I2C interface to NB
DP:HPD

LVDS

Function	SEL
An to nB1	L
An to nB2	H

CRT





\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S=0
L	H	IA1	IB1	IC1	ID1	S=1

EDID

Function Table

Input (S)	Function
L	B ₀ Connected to A
H	B ₁ Connected to A



H = HIGH Logic Level L = LOW Logic Level







LCD CONN

Pin	Symbol
1	Vin
2	Vin
3	Brightness
4	BLON
5	GND
6	GND


Pin	Symbol
1	CCD_PWR
2	USB-
3	USB+
4	GND
5	GND




1020 delete CCD1 conn and modify these nets for CCD




PE_GPIO2
L=> UMA
H=> DIS



Reserve direct connector to KBC



PE_GPIO2
L=> UMA
H=> DIS




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN		
Size	Document Number	Rev
Custom	JE70-DN	SB
Date	Tuesday, February 23, 2010	Sheet 19 of 63



Layout Note:
Place these resistors
close to the CRT-out
connector

Ferrite bead impedance: 10 ohm@100MHz




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR




Hsync & Vsync level shift

Function	OE#
nA to nY	L
X	H









DDC_CLK & DATA level shift



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT Connector		
Size	Document Number		Rev		
Date: Tuesday, February 23, 2010			Sheet	20	of 63



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
HDMI Connector

Size Document Number
JE70-DN


Date: Tuesday, February 23, 2010 Sheet 21 of 63

Rev
SB

SATA Connector




ODD Connector








BLUETOOTH MODULE

1.5A / High Active Voltage 2V



JE70-DN


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUETOOTH	
Size	Document Number
JE70-DN	
Date: Tuesday, February 23, 2010	Sheet 24 of 63
Rev	SB



USBPN6	1	TE14P-GP	TP120
USBPP6	1	TE14P-GP	TP121
USBPN5	1	TE14P-GP	TP122
USBPP5	1	TE14P-GP	TP123
USBPN3	1	TE14P-GP	TP124
USBPP3	1	TE14P-GP	TP125
USBPN4	1	TE14P-GP	TP126
USBPP4	1	TE14P-GP	TP127
PLT_RST1#_B	1	TE14P-GP	TP31
COVER_SW#_1	1	TE14P-GP	TP128
USB_PWR_EN#	1	TE14P-GP	TP129
USB_OC#3	1	TE14P-GP	TP130
USB_OC#2	1	TE14P-GP	TP131
3D3V_S0	1	TE14P-GP	TP133
3D3V_AUX_S5	1	TE14P-GP	TP132
5V_S5	1	TE14P-GP	TP134

JE70-DN

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB	
Title	
Size	Document Number
JE70-DN	
Date: Tuesday, February 23, 2010	Sheet 25 of 63
Rev	SB



71.57780.M04

<http://hobi-elektronika.net>

JE70-DN

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **BCM57780**

Size A3	Document Number	Rev
JE70-DN		SB
Date: Tuesday, February 23, 2010	Sheet 26	of 63

LAN Connector

LAN Connector


- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
LAN CONN

Size A3	Document Number JE70-DN	Rev SB
Date: Monday, March 01, 2010	Sheet 27 of 63	




JE70-DN

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC272**

Size A3	Document Number	Rev
	JE70-DN	SB
Date: Tuesday, February 23, 2010	Sheet 28	of 63

AUDIO OP AMPLIFIER



JE70-DN


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO AMP**


Size	Document Number	Rev
	JE70-DN	SB

Date: Tuesday, February 23, 2010 Sheet 29 of 63


Internal Mic




Internal Speaker



LINE OUT



MIC IN



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO JACK**

Size: Document Number **JE70-DN** Rev: **SB**

Date: Monday, March 01, 2010 Sheet 30 of 63

No Modem Function

JE70-DN

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MDC			
Size	Document Number	Rev	SB
	JE70-DN		
Date:	Thursday, November 19, 2009	Sheet	31 of 63


5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD) on USB board

JE70-DN


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CARDREADER		
Size	Document Number	Rev
	JE70-DN	SB
Date: Thursday, November 19, 2009	Sheet	32 of 63


Mini Card Connector(WLAN)



Place near AMINI1





Mini Card Function



1020 modify these nets

Place near MINIC2






JE70-DN


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD			
Title	Document Number		Rev
	JE70-DN		SB
Date: Tuesday, February 23, 2010	Sheet	33 of	63

No NEWCARD Function


JE70-DN

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NEW CARD			
Size	Document Number	Rev	
	JE70-DN	SB	
Date: Thursday, November 19, 2009			
Sheet		34	of 63





Internal KeyBoard Connector






SB 1126 add TP174

KCOL0	1	TE14P-GP	TP46
KCOL1	1	TE14P-GP	TP51
KCOL2	1	TE14P-GP	TP61
KCOL3	1	TE14P-GP	TP60
KCOL4	1	TE14P-GP	TP59
KCOL5	1	TE14P-GP	TP77
KCOL6	1	TE14P-GP	TP58
KCOL7	1	TE14P-GP	TP76
KCOL8	1	TE14P-GP	TP57
KCOL9	1	TE14P-GP	TP75
KCOL10	1	TE14P-GP	TP56
KCOL11	1	TE14P-GP	TP74
KCOL12	1	TE14P-GP	TP55
KCOL13	1	TE14P-GP	TP73
KCOL14	1	TE14P-GP	TP54
KCOL15	1	TE14P-GP	TP72
KCOL16	1	TE14P-GP	TP53
KCOL17	1	TE14P-GP	TP71
KCOL18	1	TE14P-GP	TP52
KROW1	1	TE14P-GP	TP71
KROW2	1	TE14P-GP	TP52
KROW3	1	TE14P-GP	TP70
KROW4	1	TE14P-GP	TP64
KROW5	1	TE14P-GP	TP69
KROW6	1	TE14P-GP	TP63
KROW7	1	TE14P-GP	TP68
KROW8	1	TE14P-GP	TP62

PCB VER
 SA: R250-->1.0K
 SB: R250-->2.0K
 SC: R250-->3.0K
 1: R250-->4.7K

1023 delete R258 and RN122
<http://hobi-elektronika.net>




JE70-DN

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


KBC NPCE781B

Title			Rev
Size	A3	Document Number	SB
Date	Monday, March 01, 2010	Sheet	36 of 63








GOLDEN FINGER FOR DEBUG BOARD

11.36 LPC_LAD[0..3] <<< LPC_LAD[0..3]



JE70-DN








Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
BIOS		
Size	Document Number	Rev
A3	JE70-DN	SB
Date:	Tuesday, February 23, 2010	Sheet 37 of 63



NONE BOARD


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
NONE BOARD			
Size	Document Number	Rev	
A3	JE70-DN	SB	
Date:	Thursday, November 19, 2009	Sheet 39	of 63

LED














緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title LED
Size A3 Document Number JE70-DN Rev SB
Date: Tuesday, February 23, 2010 Sheet 40 of 63



P/H @ 1D8V_S3 PAGE






JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**



Size: A3	Document Number: JE70-DN	Rev: SB
Date: Thursday, November 19, 2009	Sheet 42 of 63	







Run Power




+3VS to 3.3V_DELAY Transfer







1109 modify the value of R448 to 64.15035.6DL



Iomax=5A
OCP>7.5A

Iomax=5.5A
OCP>9A

$$V_{out} = 2 * (1 + R1/R2)$$

	GND	VREF	VREG3	VREG5
SKIPSEL	AUTOSKIP	PWM	00A AUTOSKIP	00A AUTOSKIP
TONSEL	200k/CH1 250k/CH2	245k/CH1 305k/CH2	300k/CH1 375k/CH2	365k/CH1 460k/CH2

JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8223 5V/3D3V**


Size: Document Number
Date: Tuesday, February 23, 2010

Rev: **SB**
Sheet 45 of 63


DCBATOUT DCBATOUT_7141_1D5V



RT8209E for 1D5V



RT9026 for 0D75V_S3



JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: RT8209E 1D5V

Size: Document Number


Date: Monday, March 01, 2010


Sheet: 46 of 63

Rev: SB



RT9025 for 1D05V_S0





NEAR

20091001 Wayne

20091001 Wayne

74.24745.073

83.SMF18.0AH

2nd = 83.SMF18.AAH
1021 add D46

AC_IN# to KBC

JE70-DN

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


BQ24745 Charger

Title	BQ24745 Charger		Rev
Size	Document Number	JE70-DN	SB
Date:	Tuesday, February 23, 2010	Sheet 49 of 63	



1021 modify DCIN1

1Pin=3A

Adaptor in to generate DCBATOUT







BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+

JE70-DN

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AD/BATT CONN	
JE70-DN	
Title:	
Size	Document Number
Date: Tuesday, February 23, 2010	Sheet 50 of 63
Rev	SB



Check test point

3D3_V_S0	TP171	TPAD14-GP
3D3V_AUX_S5	TP170	TPAD14-GP
3D3V_S5	TP172	TPAD14-GP
5V_S5	TP167	TPAD14-GP
12.36 PM_PWRBTN#	TP169	TPAD14-GP
6.11 CPU_PWRGD	TP163	TPAD14-GP
35.36,45 SS_ENABLE	TP173	TPAD14-GP
6.11 CPU_LDT_RST#	TP162	TPAD14-GP





Test Point放在Dimm Door打開可量測處

JE70-DN

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
EMI/Spring/Boss	
JE70-DN	
Size	Document Number
Date: Tuesday, February 23, 2010	Sheet 51 of 63
Rev	SB

8 PEG_TXP[15..0] << PEG_TXP[15..0]
 8 PEG_TXN[15..0] << PEG_TXN[15..0]

8 PEG_RXP[15..0] << PEG_RXP[15..0]
 8 PEG_RXN[15..0] << PEG_RXN[15..0]





PCI EXPRESS INTERFACE

71.MDSON.M01
DIS_PX


<http://hobi-elektronika.net>

JE70-DN		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Madison PCIE			
Size	Document Number	Rev	
	JE70-DN	SB	
Date: Tuesday, February 23, 2010	Sheet 52	of 63	






MADISON-PRO-GP
71.MDSON.M01
DIS_PX



MADISON-PRO-GP
71.MDSON.M01
DIS_PX

For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 * VDDR1.
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 * VDDR1.

DIVIDER RESISTORS	GDDR5	GDDR3	DDR3
MVREF	1.5V	1.8/1.5V	1.5V
MVREF TO PWR	40.2R	40.2R	40.2R
MVREF TO GND	100R	100R	100R




Madison: MEM_CALRP[0,2] signals are used.
Park: MEM_CALRP1 and MEM_CALRP1 are used

71.MDSON.M01
DIS_PX

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	0
TX_DERMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	0
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
Bios_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	x x x
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI if adapter is detected 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	x x

AMD RESERVED CONFIGURATION STRAPS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x	Chingris (formerly PMC)	M25P40	0101
512MB	x		M25P80	0101
1GB	x			
2GB	x	Fm25LV512A Fm25LV010A		0100
4GB	x			0101



GPIO_VGA_00 & GPIO_VGA_01
Pull-up resistor value: 3K for Madison/Park, 10K for M96/M92

Designator	For M97-M2	For Mannheim
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

JET0-DN




Wistron Corporation
21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsinsh, Taipei Hsin 221, Taiwan, R.O.C.

Madison Memory / Straps

Doc No: JE70-DN
Rev: SB

Date: Tuesday, February 23, 2010 Page: 56 of 63

DDR3




Madison
72.41164.H0U
2ND = 72.51G63.C0U

Madison
72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

- 56.58 DQMA#[0..7] <<>
- 56.58 RDQSA#[0..7] <<>
- 56.58 WDQSA#[0..7] <<>
- 56.58 MAA#[0..12] <<>
- 56.58 MDA#[0..63] <<>



JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(1/4)**

Size: A3 Document Number: **JE70-DN** Rev: **SB**

Date: Tuesday, February 23, 2010 Sheet 57 of 63

DDR3




Madison
72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)



- 56,57 DQMA#[0..7] <<>
- 56,57 RDQSA#[0..7] <<>
- 56,57 WDQSA#[0..7] <<>
- 56,57 MAA[0..12] <<<
- 56,57 MDA[0..63] <<>

1030 modify these nets



Madison
72.41164.H0U
2ND = 72.51G63.C0U

1030 modify these nets



JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(2/4)**


Size: A3 Document Number: **JE70-DN** Rev: **SB**

Date: Tuesday, February 23, 2010 Sheet 58 of 63

DDR3



DIS_PX
72.41164.H0U
2ND = 72.51G63.C0U





DIS_PX
72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)

- 56,60 DQMB#[0..7] <<>
- 56,60 RDQSB#[0..7] <<>
- 56,60 WDQSB#[0..7] <<>
- 56,60 MAB#[0..12] << MAB#[0..12]
- 56,60 MDB#[0..63] <<> MDB#[0..63]

1030 modify these nets



JE70-DN


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM(3/4)**

Size: A3 Document Number: **JE70-DN** Rev: **SB**



Date: Tuesday, February 23, 2010 Sheet 59 of 63

DDR3




DIS_PX
72.41164.H0U
2ND = 72.51G63.C0U

SAMSUNG: 72.41164.H0U (VR.1GB0B.006)
HYNIX: 72.51G63.C0U (VR.1GB0G.004)




DIS_PX
72.41164.H0U
2ND = 72.51G63.C0U



JE70-DN

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VRAM(4/4)			
Size	Document Number		Rev
A3	JE70-DN		SB
Date:	Tuesday, February 23, 2010	Sheet	60 of 63

RT208B VGA CORE



I_{omax}=18A
OCP>30A

74.08208.A73
Low Turn-on D0/D1 MOSFET

Madsion : 64.75025.6DL 75k-ohm
Park : 64.34025.6DL 34K-ohm

MAVDD_ALTVO	Madison Pro	Park XT
0	1.00V	1.12V
1	0.90V	0.90V

JE70-DN

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT209E VGA CORE**

Size: A3	Document Number: JE70-DN	Rev: SB
----------	---------------------------------	----------------

Date: Monday, March 01, 2010 Sheet 61 of 63

1020

Page8: modify these nets for PCIE ports
Page11: add these nets (INT_VGA_EN#,BDP_EN)
Page11: add the net(PX_EN#) and R861
Page11: delete D41,R437,R435
Page12: modify these nets for USB ports
Page14: modify L45,L48,L52,L57,L58,L60
Page18: delete RN95,R423 and add Q73-Q76,R862-R864,D45
Page19: delete CCD1 conn and modify these nets for CCD
Page19: add R865,R866,U100
Page20: add Q77,R867
Page24: add modify these nets for BT
Page25: add modify these nets for USB board
Page26: modify these nets for PCIE port (LAN)
Page26: delete the net(LOW_PWR)
Page33: modify these nets for PCIE ports(MINI1,MINI2)
Page33: modify these parts' names
Page33: modify these nets for USB port(MINI2)
Page40: 1020 modify PWR_LED1,CHARGER_LED1
Page51: add screw holes

1021

Page5: modify these nets
Page6: delete HDT1 conn and add TP246-255
Page16: modify these nets of ADM1
Page16: add R880-883
Page17: modify these nets of ADM2 and ADM3
Page17: add R884-R891
Page18: add RN114-117
Page23: modify ODD1
Page25: modify the net(COVER_SW# 1)
Page30: modify LOUT1,AMIC1 and MICIN1
Page33: modify AMINI1 and MINI2
Page36: modify these nets and add R873-878
Page38: modify these devices(ATPCN1_SW_R,SW_L)
Page40: modify PWR_LED1,CHARGER_LED1
Page49: add D46
Page50: modify DCIN1, BAT1 and add R879

1021

Page26: modify U6 (LAN IC)

1023

Page12: delete R538,R539 and add RN118
Page12: delete R442,R443,R445 and add RN119
Page12: delete R570-R572 and add RN120
Page12: delete C368-C371,C446,C449,C686,C687
Page18: swap these nets
Page21: add R892-R900,Q78
Page25: delete TC29,TC24,EC79,EC83
Page25: modify the net of USBCN1 pin32
Page36: delete R258 and RN89,RN122
Page36: delete R382 and add U101
Page36: delete R892,R483,R497,R478 and add RN123
Page36: delete R410,R416 and add RN121,R892
Page37: add R901,R902
Page40: modify the pin5 define of PWR_CN1 and Q11
Page43: add TC53,TC54,U44
Page61: modify TC52, R295 and add R903,Q79

1026

Page3: add R904 and modify C509,R232,R235
Page6: add R913,RN124
Page6: modify RN42,RN84,R612,R611,R364
Page17: modify these nets
Page19: modify R588
Page21: modify U73 and delete R504
Page22: modify SATA1
Page35: delete R311 and modify FAN1
Page36: modify RN121
Page36: modify AKB1
Page37: modify RN94 and the net(SPI_WP#)
Page43: add R097-R911,D47,Q80
Page53: add R905,R906

1027

Page10: delete C651,R320,R316
Page11: modify C543,C306,C424,C433
Page11: delete R148
Page12: modify the net(PM_RSMRST#)
Page43: modify the net(PM_RSMRST#)

1028

Page3: add the net(LAN_CLKREQ#) to RN70
Page4: modify C704-C706
Page4: modify R401
Page9: delete R576,R578
Page10: modify C62,C91
Page11: delete R207,C337,D5,R208
Page11: delete the net(PCI_REQ#6)
Page12: delete RN120 and add R570
Page13: modify the net(SATA_LED#)
Page14: add C1198,C1199 and modify C815,C811
Page16: add R934,R935
Page18: add U102,R915-R919
Page18: modify R432,U3,U8
Page19: add U103,R920-R922 and delete D35
Page20: add R936,R937 and modify R325,R323,R354
Page21: delete RN8,RN13,RN15,RN19
Page21: modify C819-C821,C823,C824,C826-C828
Page25: add L82,R924,R925
Page29: modify R489
Page30: modify R622,R619 and add RN125
Page36: delete R384 and modify the net(KBC_BL_ON_IN)
Page36: add R926
Page43: delete R583,D33,U74,R340,Q34,R584
Page43: add R930-R933,Q84,Q85,C1197
Page43: add R927-R929,Q8-Q83
Page43: delete R591-R595
Page48: modify these nets(DGPU_PWROK,9025_POK)

1029

Page6: delete R364,R612 and add RN127,R946
Page6: delete C331,C338
Page17: delete C348,C340,C350,C342
Page18: modify these nets
Page19: add EC99,EC100
Page24: add EC101,EC102
Page25: add L82,R924,R925,R939,EC103
Page35: delete D17,D18,U39,U43,R298,R322,R330,R338,R337,C646,C656
Page35: delete U38,R321,R308,R309,R314,C645
Page36: add R945,RN126
Page43: delete U44,R342,C675
Page47: modify the net
Page48: modify R582 and add R938
Page50: add D48
Page53: add R940-R943
Page61: add R944,Q86

1030

Page3: modify these nets
Page8: modify these nets
Page11: modify the net
Page12: add R949
Page14: delete C760,C721,C805,C800,C769,L64 and add R948
Page18: modify these nets
Page30: add R950-R953 and modify EC24,EC51
Page57: swap these nets
Page58: swap these nets
Page59: swap these nets
Page60: swap these nets

1102

Page3: swap these nets
Page6: swap these nets
Page12: swap these nets
Page13: swap these nets
Page18: swap these nets
Page25: modify USBCN1
Page30: modify these names of these nets

1103

Page3: modify X5,C508,C509
Page11: modify R164
Page14: modify L51,L59
Page21: modify these names of nets
Page21: add RN8,RN13,RN15,RN19
Page36: add the net(A_MIC_SUPPORT#)

1104

Page6: delete TP246-255 and add HDT1
Page9: modify the value of RN11
Page24: add AFTP (TP256-TP258)
Page24: add AFTP (TP259-TP263)
Page25: add AFTP (TP264-TP280)
Page35: add AFTP (TP281,TP282)
Page36: add AFTP (TP283-TP307)
Page38: add AFTP (TP308-TP312)
Page40: add AFTP (TP313-TP319)
Page56: modify these values of R724,R725

1105

Page3: delete R191-R194,R198-R200,R204-R206
Page3: delete R214,R213,R187-R190,R220,R222
Page3: add RN128-RN136
Page3: modify R215,R197,R238,R229
Page6: delete R104,R105,R108,R110
Page6: add RN137,RN138,R954
Page6: modify R366
Page6: modify Q8,R81,R375,C205
Page8: delete TP16,TP17,TP20,TP21
Page9: add R955,R956 and modify R29
Page11: delete R144,R141,R137,R138
Page12: add the net(SUS_STAT#) and R957
Page12: modify these nets
Page21: swap these nets
Page28: modify C713,R634 and delete R626
Page33: modify these nets
Page33: modify R879

1106

Page3: modify these values of R169,R170
Page12: add R957,R958
Page12: add these nets (USB_OC#0,USB_OC#2,USB_OC#3)
Page16: modify R880-R883,ADM1
Page17: modify R888,R890,ADM2
Page21: add R959
Page35: modify FAN1
Page35: modify PWR_CN1
Page35: modify ATPCN1
Page36: swap these nets (KBRCIN#,KA20GATE)
Page37: swap RN94
Page44: swap RN45
Page51: add EC104-EC112 for EMI demand

1107

Page3: swap RN129,RN130,RN132
Page6: swap RN137
Page51: add EC104-EC112 for EMI demand

1109

Page45: modify the value of R448 to 64.15035.6DL for Power team demand
Page45: modify R462,R470 for Power team demand
Page46: modify L25 for Power team demand
Page48: modify C1032,C1194

1110

Page5: swap RN48
Page7: add C1200-C1207
Page11: add R960,R961
Page25: modify USB1
Page43: add TC55,TC56
Page52: add R962

1111

Page11: add R965
Page21: modify HDM11
Page28: add R626
Page33: delete C550,C549 and add R963
Page36: delete RN121 and add R964
Page45: modify TC39,TC40
Page48: add R966,Q87,C1208,R967,R968,Q88

1112

Page13: modify the net
Page48: delete R968,Q88
Page48: modify R819,R820,R966
Page48: modify the net

1113

Page3: delete R170,EC50
Page25: delete R939,TP272,EC103
Page46: modify TC43
Page48: add R969
Page53: add R968
Page53: delete TP103,TP122,TP160,TP178
Page53: delete these TP (TP157,TP145...))
Page54: delete TP3-TP9

1117 (Rename)

Page18: swap these nets
Page22: delete D29-D31,D33
Page36: modify RN31
Page61: delete G24-G29
Page61: modify the net

1118

Page14: add R620 and modify R184
Page15: modify R412,R411
Page36: swap AKB1 pin1-pin26

JET7-DN

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File			
HISTORY(1/2)			
Size	Document Number	Rev	SB
K2	JET7-DN		
Date: Thursday, November 19, 2009			
Sheet		62	of 63

SA to SB

1120

Page19: modify these nets

Page48: modify the net(9025_EN)

1124

Page38: modify ATPCN1

1126

Page25: modify these nets

Page36: add TP174

JE70-DN	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HISTORY(2/2)	
Size	Document Number
A2	JE70-DN
Date	Rev
Friday, December 25, 2009	SB
Sheet 63 of 63	