

Compal Confidential

P5WS5 Schematics Document

AMD Sabine

APU Llano / Hudson M3 / Vancouver Whistler_Seymour


DIS only / UMA only / PX Muxless with BACO

2011-04-20

LA-6973P REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Cover Page		
				Size B	Document Number P5WS5 LA-6973P	Rev 1.0
				Sheet	1	of 50

Sabine



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number P5WS5 LA-6973P
				Date: Thursday, April 21, 2011	Rev 1.0
				Sheet 2 of 50	

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (VGA)	1001 101X b	9AH

FCH SM Bus 0 address

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	NA
1	P5WS5
2	P5WH5
3	P7YE5
4	P7YS5
5	NA
6	NA
7	NA

BTO Option Table

BOM Structure	BTO Item
UMA@	Display output from APU (UMA only or Mux)
UMAO@	UMA only
APULVDS@	APU output LVDS (UMA only or Mux)
TL@	Translator (UMA only or Mux)
APUEDP@	APU output eDP
VGA@	Use VGA (Mux or DIS only)
DISO@	Display output from VGA (DIS only)
VAN@	Use Vancouver VGA
MAN@	Use Manhattan VGA
GRAN@	Use Granville VGA
SEYM@ WHIS@	VGA P/N
PX@ WOPX@	With & Without PX function
BACO@	BACO function (Mux)
WOBACO@	Without BACO function (Mux)
VGALVDS@	VGA output LVDS (DIS only)
VGAEDP@	VGA output eDP (DIS only)
128@	Use VRAM channel A&B
X76@	VRAM ID Table
M2@	Use Hudson-M2
M3@	Use Hudson-M3
EDP@	Use eDP display (Shared components)
USB30@	USB30 on M/B
USB20@	USB20 on M/B
3G@	With 3G function
930@	Use EC 930
9012@	Use EC 9012
ZERO@	ZERO Power ODD function
HDT@	HDT debug port



VGA Part Number = SA00004C720




FCH M3 A13 Part Number = SA000043B0



FCH M2 A13 Part Number = SA000042C60

BOM Config

Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size B	Document Number	Date		Rev
	P5WS5 LA-6973P	Wednesday, April 20, 2011		1.0
Date				Sheet 4 of 50





AMD APU FS1	
0.7~1.475V	VDD CORE 54A
0.7~1.475V	VDDNB 27.5A
+2.5VS	VDDA 500mA
+1.5V	VDDIO 4.6A
+1.2VS	VDDR 6.7A

RAM DDRIII SODIMMX2	
+1.5V	VDD_MEM 4A
+0.75VS	VTT_MEM 0.5A

VGA ATI Whistler/Seymour/Granville	
0.85~1.1V	VDDC 47A
0.9~1.0V	VDDCI 4.6A
+1.0VSG	DPLL_VDDC: 125 mA SPV10: 120 mA PCI_E_VDDC: 2000 mA DP[A E]_VDD10: 680 mA
+1.5VSG	VDDR1: 3400 mA
+1.8VSG	PLL_PVDD: 75 mA TSVD: 20 mA AVDD: 70 mA VDD1D: 100 mA VDD2D: 50 mA AZVDD: 1.5 mA VDD_CT: 110 mA VDDR4: 170 mA PCI_E_PVDD: 40 mA MPV18: 150 mA SPV18: 75 mA PCI_E_VDDR: 400 mA DP[A F]_VDD18: 920 mA DP[A F]_PVDD: 120 mA
+3VSG	AZVDD: 130 mA VDDR3: 60 mA

VRAM 512/1GB/2GB 64M / 128Mx16 * 4 / 8	
+1.5VSG	2.4 A

FCH AMD Hudson M2/M3	
+1.1VS	VDDPL_11_DAC: 7 mA VDDAN_11_ML: 226 mA VDDCR_11: 1007 mA VDDAN_11_CLK: 340 mA VDDAN_11_PCIE: 1088 mA VDDAN_11_SATA: 1337 mA
+1.1VALW	VDDAN_11_USB_S: 140 mA VDDCR_11_USB_S: 197 mA VDDAN_11_SSUSB_S: 282 mA VDDCR_11_SSUSB_S: 424 mA VDDCR_11_S: 187 mA VDDPL_11_SYS: 70 mA
+3VS	VDDIO_33_PCIE: 131 mA VDDPL_33_SYS: 47 mA VDDPL_33_DAC: 20 mA VDDPL_33_ML: 20 mA VDDAN_33_DAC: 200 mA VDDPL_33_PCIE: 43 mA VDDPL_33_SATA: 93 mA VDDIO_AZ_S: 26 mA
+3VALW	VDDPL_33_SSUSB_S: 20 mA VDDPL_33_USB_S: 17 mA VDDAN_33_USB_S: 658 mA VDDIO_33_S: 59 mA VDDXL_33_S: 5 mA VDDAN_33_HWM_S: 12 mA
GND	VDDIO_33_GBE_S VDDCR_11_GBE_S VDDIO_GBE_S
RTC BAT	VDDBT_RTC_G

<13> PCIE_GTX_C_FRX_P0[0..15] 
 <13> PCIE_GTX_C_FRX_N0[0..15] 

PCIE_FTX_C_GRX_P[0..15] <13> 
 PCIE_FTX_C_GRX_N[0..15] <13> 


APU To HDMI

 PCIE_FTX_GRX_P[12..15] <23>
 PCIE_FTX_GRX_N[12..15] <23>

JCPU1A		CONN@	
PCI EXPRESS			
PCIE_GTX_C_FRX_P0	AA8	P_GFX_RXP0	P_GFX_TXP0
PCIE_GTX_C_FRX_N0	AA9	P_GFX_RXN0	P_GFX_TXN0
PCIE_GTX_C_FRX_P1	Y7	P_GFX_RXP1	P_GFX_TXP1
PCIE_GTX_C_FRX_N1	Y8	P_GFX_RXN1	P_GFX_TXN1
PCIE_GTX_C_FRX_P2	W5	P_GFX_RXP2	P_GFX_TXP2
PCIE_GTX_C_FRX_N2	W6	P_GFX_RXN2	P_GFX_TXN2
PCIE_GTX_C_FRX_P3	W8	P_GFX_RXP3	P_GFX_TXP3
PCIE_GTX_C_FRX_N3	W9	P_GFX_RXN3	P_GFX_TXN3
PCIE_GTX_C_FRX_P4	V7	P_GFX_RXP4	P_GFX_TXP4
PCIE_GTX_C_FRX_N4	V8	P_GFX_RXN4	P_GFX_TXN4
PCIE_GTX_C_FRX_P5	U5	P_GFX_RXP5	P_GFX_TXP5
PCIE_GTX_C_FRX_N5	U6	P_GFX_RXN5	P_GFX_TXN5
PCIE_GTX_C_FRX_P6	U8	P_GFX_RXP6	P_GFX_TXP6
PCIE_GTX_C_FRX_N6	U9	P_GFX_RXN6	P_GFX_TXN6
PCIE_GTX_C_FRX_P7	T7	P_GFX_RXP7	P_GFX_TXP7
PCIE_GTX_C_FRX_N7	T8	P_GFX_RXN7	P_GFX_TXN7
PCIE_GTX_C_FRX_P8	B5	P_GFX_RXP8	P_GFX_TXP8
PCIE_GTX_C_FRX_N8	B6	P_GFX_RXN8	P_GFX_TXN8
PCIE_GTX_C_FRX_P9	B8	P_GFX_RXP9	P_GFX_TXP9
PCIE_GTX_C_FRX_N9	B9	P_GFX_RXN9	P_GFX_TXN9
PCIE_GTX_C_FRX_P10	P7	P_GFX_RXP10	P_GFX_TXP10
PCIE_GTX_C_FRX_N10	P8	P_GFX_RXN10	P_GFX_TXN10
PCIE_GTX_C_FRX_P11	N5	P_GFX_RXP11	P_GFX_TXP11
PCIE_GTX_C_FRX_N11	N6	P_GFX_RXN11	P_GFX_TXN11
PCIE_GTX_C_FRX_P12	N8	P_GFX_RXP12	P_GFX_TXP12
PCIE_GTX_C_FRX_N12	N9	P_GFX_RXN12	P_GFX_TXN12
PCIE_GTX_C_FRX_P13	M7	P_GFX_RXP13	P_GFX_TXP13
PCIE_GTX_C_FRX_N13	M8	P_GFX_RXN13	P_GFX_TXN13
PCIE_GTX_C_FRX_P14	L5	P_GFX_RXP14	P_GFX_TXP14
PCIE_GTX_C_FRX_N14	L6	P_GFX_RXN14	P_GFX_TXN14
PCIE_GTX_C_FRX_P15	L8	P_GFX_RXP15	P_GFX_TXP15
PCIE_GTX_C_FRX_N15	L9	P_GFX_RXN15	P_GFX_TXN15

For UMA Mux.

CPU TSI interface level shift



To EC

<31> PCIE_DTX_C_FRX_P0	AC5	P_GPP_RXP0	P_GPP_TXP0	AD4	PCIE_FTX_DRX_P0	C950	1	2	0.1U_0402_16V7K	PCIE_FTX_C_DRX_P0 <31>
<31> PCIE_DTX_C_FRX_N0	AC6	P_GPP_RXN0	P_GPP_TXN0	AD5	PCIE_FTX_DRX_N0	C951	1	2	0.1U_0402_16V7K	PCIE_FTX_C_DRX_N0 <31>
<33> PCIE_DTX_C_FRX_P1	AC8	P_GPP_RXP1	P_GPP_TXP1	AC2	PCIE_FTX_DRX_P1	C952	1	2	0.1U_0402_16V7K	PCIE_FTX_C_DRX_P1 <33>
<33> PCIE_DTX_C_FRX_N1	AC9	P_GPP_RXN1	P_GPP_TXN1	AC3	PCIE_FTX_DRX_N1	C953	1	2	0.1U_0402_16V7K	PCIE_FTX_C_DRX_N1 <33>
Remove MIN2	AB7	P_GPP_RXP2	P_GPP_TXP2	AB2						Remove MIN2
	AB8	P_GPP_RXN2	P_GPP_TXN2	AB1						
	AA5	P_GPP_RXP3	P_GPP_TXP3	AB4						
	AA6	P_GPP_RXN3	P_GPP_TXN3	AB5						


GLAN

WLAN






DMI-UIBK										
<25> UMI_MTX_C_FRX_P0	AF8	P_UMI_RXP0	P_UMI_TXP0	AF1	UMI_FTX_MRX_P0	C956	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_P0 <25>
<25> UMI_MTX_C_FRX_N0	AF7	P_UMI_RXN0	P_UMI_TXN0	AF2	UMI_FTX_MRX_N0	C957	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_N0 <25>
<25> UMI_MTX_C_FRX_P1	AE6	P_UMI_RXP1	P_UMI_TXP1	AF5	UMI_FTX_MRX_P1	C958	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_P1 <25>
<25> UMI_MTX_C_FRX_N1	AE5	P_UMI_RXN1	P_UMI_TXN1	AF4	UMI_FTX_MRX_N1	C959	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_N1 <25>
<25> UMI_MTX_C_FRX_P2	AE9	P_UMI_RXP2	P_UMI_TXP2	AE3	UMI_FTX_MRX_P2	C960	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_P2 <25>
<25> UMI_MTX_C_FRX_N2	AE8	P_UMI_RXN2	P_UMI_TXN2	AE2	UMI_FTX_MRX_N2	C961	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_N2 <25>
<25> UMI_MTX_C_FRX_P3	AD8	P_UMI_RXP3	P_UMI_TXP3	AD1	UMI_FTX_MRX_P3	C962	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_P3 <25>
<25> UMI_MTX_C_FRX_N3	AD7	P_UMI_RXN3	P_UMI_TXN3	AD2	UMI_FTX_MRX_N3	C963	1	2	0.1U_0402_16V7K	UMI_FTX_C_MRX_N3 <25>
+1.2VS	R539	P_ZVDDP	P_ZVSS	K4	P_ZVSS	R540	1	2	196_0402_1%	

AMD_TOPEDO_FS-1

Power Sequence of APU



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 PCIE / UMI / TSI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Custom	P5WS5 LA-6973P	Wednesday, April 20, 2011		6	1.0
				of	50







Security Classification	Compal Secret Data		2010/08/04
Issued Date	2010/08/04	Deciphered Date	2010/08/04

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Compal Electronics, Inc.		Title
Size	Document Number	AMD FS1 DDRIII I/F
Customer	P5W55 LA-6973P	Rev 1.0
Date:	Wednesday, April 20, 2011	Sheet 7 of 50

Power Name	Consumption
VDD +CPU_CORE	54A
VDDNB +CPU_CORE_NB	27.5A
VDDIO +1.5V	4.6A
VDDP / VDDR +1.2VS	3A / 3.7A
VDDA +2.5VS	0.5A

CORE_NB CPU_CORE
330uF X 2 330uF X 4
22uF X 4 22uF X 11



CPU BOTTOM SIDE DECOUPLING



Demo Board Capacitor (include PWM side)						
CPU_CORE	CORE_NB	VDDIO_SUS	VDDIO_SUS	VDDP/R_PWM	VDDP	VDDR
470uF x 6	470uF x 4	(CPU side)	(DIMM x2)	470uF x 2	10uF x 3	4.7uF x 4
22uF x 9	22uF x 6	680uF x 1	100uF x 4	10uF x 1	0.22uF x 2	0.22uF x 4
0.22uF x 2	0.22uF x 2	330uF x 1	0.1uF		180pF x 2	1nF x 4
180uF x 2	180uF x 3	22uF x 3				180pF x 4
10nF x 3		4.7uF x 4				
		0.22uF x 6				
		180pF x 4				

Del C1039
201012051900


C18 Change to 47u
20110124

Keep trace from resistor to APU
within 0.6"


Keep trace from Caps to APU
within 1.2"

Security Classification	Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 PWR / GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number P5W55 LA-6973P
				Rev 1.0
				Date: Wednesday, April 20, 2011
				Sheet 9 of 50


HPD




HDMI HPD
Page 23




Panel ENBKL



Panel ENVDD








Panel PWM






Q15 / Q19 / Q21 change to SB000006A00
20101228

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 Singal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
				Date:	Wednesday, April 20, 2011
				Sheet	10 of 50



DIMM_A STD H:8mm **Change to SUYIN**
 <Address: 00> **SP0700N500**

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
				DDRIII SO-DIMM 1	
	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
				P5WS5 LA-6973P	Rev 1.0
				Date: Wednesday, April 20, 2011	Sheet 11 of 50



DIMM_B STD H:4mm
 <Address: 01>
 P/N: SP07000H800
 F/P: FOX_AS0A626-U4SN-7F_204P

Security Classification	Compal Secret Data		
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title DDRIII SO-DIMM 2			
Size	Document Number	Rev	
Custom	P5WS5 LA-6973P	1.0	
Date:	Wednesday, April 20, 2011	Sheet	12 of 50




Strap Name	Pin Straps description <all Internal PD>	Setting
VIP_DEVICE_EN (GENLK_VSYNC)	VIP Device Strap Enable indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13,12,11 (config 2,1,0) : (Internal PD) memory apertures a) If BIOS_ROM_EN = 1, then Config[2:0] defines CONFIG[3:0] 128 MB 000 the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	001
CONFIG[1]		
CONFIG[0]		
BIOS_ROM_EN	Enable external BIOS ROM device (Internal PD) 0: Diabie, 1: Enable	0
AUD[1]	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
AUD[0]		
BIF_GEN2_EN	0: Advertises the PCIe device as 2.5 GT/s capable at power-on 1= Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI


Don't have this strap on Whistler and Seymour

NC on Park, Robson and Seymour
NC on Park, Robson


NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer		P5WS5 LA-6973P		Rev
Date:	Wednesday, April 20, 2011		Sheet	15	of 50




DPA_VDD18,DPA_PVDD,DPB_VDD18,DPB_PVDD can combian to DPAB_VDD18
 DPC_VDD18,DPC_PVDD,DPD_VDD18,DPD_PVDD can combian to DPCD_VDD18
 (DPD_VDD18,DPD_PVDD not applicable on Robson/Park)
 DPE_VDD18,DPE_PVDD,DPF_VDD18,DPF_PVDD can combian to DPEF_VDD18

Seymour/Whistler :
 DPA_VDD10,DPB_VDD10 can combian to DPAB_VDD10
 DPC_VDD10,DPD_VDD10 can combian to DPCD_VDD10
 DPE_VDD10,DPD_VDD10 can combian to DPEF_VDD10


DPx-VSSR,DPx_PVSS can combian to DP_VSSR (Manhattan should have individual GND) where x is A,B,C,D,E,F

Park/Madison :AL2:left NC
 Seymour/Whistler:
 AL21:PX_EN use to control discreate GPU regulators for power express BACO mode
 Support BACO: output High3.3V:turn off regulators (BACO mode on) output Low0V:turn on regulators (BACO mode off) need PD resistor
 No support BACO: left NC





Security Classification	Compal Secret Data	
Issued Date	2010/07/12	Deciphered Date
		2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	Vancouver Power/GND	
Size	Document Number	Rev
Custom	P5WS5 LA-6973P	1.0
Date:	Wednesday, April 20, 2011	Sheet 17 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	VRAM DDR3 / Channel A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	18 of 50




Security Classification		Compal Secret Data		Title		
Issued Date	2010/07/12	Deciphered Date	2012/07/12	VRAM DDR3 / Channel B		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date: Wednesday, April 20, 2011	Sheet 19	of 50


Power Sequence of Granville



Power Sequence of Whistler and Seymour





For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON




VGA Muxless and Dis only Status Mapping table			
	Dis only	Muxless High performance GPU	Muxless Power-saving GPU
VGA_PWR_ON	1	1	0
1.5_VDDC_PWREN	1	1	0
+3.3VSG	ON	ON	OFF
+1.8VSG	ON	ON	OFF
+1.0VSG	ON	ON	OFF
+VGA_CORE	ON	ON	OFF
+1.5VSG	ON	ON	OFF
+BIF_VDDC	+VGA_CORE	+VGA_CORE	OFF

VGA Muxless with BACO Status Mapping table		
	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG








VGA Power Enable Signal Mapping table		
	Graville	Whistler and Seymour
VGA_PWR_ON source signal	INT_VGAPWR_ON	VGA_ON
+3.3VSG	VGA_PWR_ON	SUSP#
+1.8VSG	VGA_PWR_ON	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON	VGA_PWR_ON
+VDDCI	VGA_PWR_ON	Combine with +VGA_CORE
+VGA_CORE	VGA_PWR_ON	1.5_VDDC_PWREN
+1.5VSG	VGA_PWR_ON	1.5_VDDC_PWREN




VGA Power ON Circuit




EEROM




Panel LCDVDD Control




Panel Backlight Control



Panel PWM Control




eDP HDP for APU and VGA




Place near LVDS Conn

Translator LVDS Output


VGA LVDS Output







DG ref. Need close to eDP Conn.



VGA Co-lay eDP function









UMA/DIS LVDS/eDP Mapping table				
UMA		DIS		Panel
LVDS	eDP	LVDS	eDP	Conn.
APU_TXOUT0+		VGA_TXOUT0+		TXOUT0+
APU_TXOUT0-		VGA_TXOUT0-		TXOUT0-
APU_TXOUT1+	DP0_TXP1_R	VGA_TXOUT1+	eDP_TX1P	TXOUT1+
APU_TXOUT1-	DP0_TXN1_R	VGA_TXOUT1-	eDP_TX1N	TXOUT1-
APU_TXOUT2+	DP0_TXP0_R	VGA_TXOUT2+	eDP_TX0P	TXOUT2+
APU_TXOUT2-	DP0_TXN0_R	VGA_TXOUT2-	eDP_TX0N	TXOUT2-
APU_TXOUT_CLK+		VGA_TXCLK+		TXCLK+
APU_TXOUT_CLK-		VGA_TXCLK-		TXCLK-
APU_TZOUT0+		VGA_TZOUT0+		TZOUT0+
APU_TZOUT0-		VGA_TZOUT0-		TZOUT0-
APU_TZOUT1+		VGA_TZOUT1+		TZOUT1+
APU_TZOUT1-		VGA_TZOUT1-		TZOUT1-
APU_TZOUT2+		VGA_TZOUT2+		TZOUT2+
APU_TZOUT2-		VGA_TZOUT2-		TZOUT2-
APU_TZOUT_CLK+		VGA_TZCLK+		TZCLK+
APU_TZOUT_CLK-		VGA_TZCLK-		TZCLK-
APU_LVDS_CLK	DP0_AUXP_R	VGA_LCD_CLK	eDP_AUXP	I2CC_SCL
APU_LVDS_DAT	DP0_AUXN_R	VGA_LCD_DATA	eDP_AUXN	I2CC_SDA




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title
				LVDS/eDP Connector
				Size B Document Number
				P5W55 LA-6973P
				Date: Wednesday, April 20, 2011
				Sheet 22 of 50
				Rev 1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
Title: HDMI Connector			
Size	Document Number	Rev	1.0
Custom	P5WS5 LA-6973P	Date:	Wednesday, April 20, 2011
Sheet 23 of 50			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Use common via


From FCH

- <27> FCH_CRT_R FCH_CRT_R R809 2 UMA@ 1 0 0402 5% CRT_R
- <27> FCH_CRT_G FCH_CRT_G R810 2 UMA@ 1 0 0402 5% CRT_G
- <27> FCH_CRT_B FCH_CRT_B R811 2 UMA@ 1 0 0402 5% CRT_B
- <27> FCH_CRT_HSYNC FCH_CRT_HSYNC R814 2 UMA@ 1 0 0402 5% CRT_HSYNC
- <27> FCH_CRT_VSYNC FCH_CRT_VSYNC R815 2 UMA@ 1 0 0402 5% CRT_VSYNC
- <27> FCH_CRT_DDC_SDA FCH_CRT_DDC_SDA R816 2 UMA@ 1 0 0402 5% DSUB_12
- <27> FCH_CRT_DDC_SCL FCH_CRT_DDC_SCL R817 2 UMA@ 1 0 0402 5% DSUB_15

From VGA


- <14> VGA_CRT_R VGA_CRT_R R818 2 DISO@ 1 0 0402 5% CRT_R
- <14> VGA_CRT_G VGA_CRT_G R819 2 DISO@ 1 0 0402 5% CRT_G
- <14> VGA_CRT_B VGA_CRT_B R820 2 DISO@ 1 0 0402 5% CRT_B
- <14> VGA_CRT_HSYNC VGA_CRT_HSYNC R821 2 DISO@ 1 0 0402 5% CRT_HSYNC
- <14> VGA_CRT_VSYNC VGA_CRT_VSYNC R822 2 DISO@ 1 0 0402 5% CRT_VSYNC
- <14> VGA_CRT_DATA VGA_CRT_DATA
- <14> VGA_CRT_CLK VGA_CRT_CLK

Close to Conn side



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
				CRT Connector	
				Size B	Document Number
				P5WS5 LA-6973P	
				Date:	Wednesday, April 20, 2011
				Sheet	24 of 50
				Rev	1.0


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Hudson-M2/M3-SATA/GBE/HWM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WS5 LA-6973P
				Date:	Wednesday, April 20, 2011
				Sheet	27 of 50
				Rev	1.0

STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS DEFAULT






Card Reader Connector



LAN Connector





EMI Request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/11/1	Deciphered Date	2011/11/1	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	Rev		1.0	
Customer	P5WS5 LA-6973P	Date:	Wednesday, April 20, 2011	Sheet	32 of 50

Mini-Express Card for WLAN Follow P5WE0

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

TOP View - Right






For BCM WLAN lost issue:
 Change C1339 from 4.7uF to 10uF
 Change C1340,C1341 from 0.1uF to 1uF
 20110419



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title MINI1 CARD (WLAN) / MINI2 CARD (Option)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number P5WS5 LA-6973P	Rev 1.0
				Date:	Wednesday, April 20, 2011	Sheet 33 of 50


30 Pin USB30/B Conn

Change to Zif Conn. (SP010015Z00)
20101229






12 Pin USB20/B Conn

(Port 11, 12)




Close to JUSB1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/27	Deciphered Date	2011/08/11	Title	
				USB2.0 / USB3.0	
				Size	Document Number
				Custom	P5WS5 LA-6973P
				Date:	Wednesday, April 20, 2011
				Sheet	34 of 50
				Rev	1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


For HD Camrea



For 3G / GPS




Bluetooth Conn. Follow P5WE0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
				USB2.0/3.0 CONN/USB/B CONN/LAN CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B		Document Number	Rev 1.0
		Date: Wednesday, April 20, 2011		Sheet 35	of 50


Power Button




KB Conn. Flow P5WE0



POWER/B Flow P5WE0





TP Conn. Flow P5WE0




LED Flow P5WE0


LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		



EC BIOS ROM



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B CONN/TP CONN/PBTN
Size	Document Number	P5WS5 LA-6973P		Rev
B				1.0
Date:	Wednesday, April 20, 2011	Sheet	37	of 50




Security Classification	Compal Secret Data	
Issued Date	2010/08/04	Deciphered Date
		2010/08/04



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
HD Audio Codec ALC271X		
Title	Size	Document Number
	Custom	P5WS5 LA-6973P
Date:	Wednesday, April 20, 2011	Sheet 38 of 50


+5VALW TO +5VS (5A)





+1.1VALW TO +1.1VS (1.1A)




+3VALW TO +3VS (3.3A)





**VGA Power
+1.5V to +1.5VSG (1.5A)**



+1.5V TO +1.5VS (1.5A)


















+3VS to +3VSG (3.3A)



Security Classification	Compal Secret Data		
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
DC Interface			
Title	P5WS5 LA-6973P		
Size B	Document Number	Rev 1.0	
Date:	Wednesday, April 20, 2011	Sheet	39 of 50




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Pre-charge
Size	Document Number	Rev	Date: Wednesday, April 20, 2011 Sheet 40 of 50	
Custom	P5WS5 LA-6973P	1.0		

Iada=0~4.74A (90W/19V=4.736A)

CP = 85%*Iada ; CP = 4.07A

ADP_I = 19.9*Iadapter*Rsense



CP mode
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V


CC=0.6~4.48A
 $I_{REF} = 0.7224 * I_{charge}$
 $I_{REF} = 0.43V \sim 3.24V$

Ki
 $V_{chlim} = I_{ref} * (PR374 / (PR372 + PR374))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$
 $= (165m / 20m) * (1 / 3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow Ki = 0.7224$

Kv
 $R_{internal} = 514K$ $R_{ec} = 3K$ $R_1 = PR379 = 15.4K$ $R_2 = PR381 = 31.6K$
 $R = 514K // 31.6K // (15.4K + 3K) = 11.372K$
 $r = 514K // 514K // 31.6K = 28.14K$
 $V_{cell} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) + CALIBRATE * (r / (r + 514K))$
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * Kv = (4.2 - (4.2 + A * 0.175)) * Kv$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $Kv = 9.451$

Security Classification		Compal Secret Data	
Issued Date	2010/07/13	Deciphered Date	2011/07/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
PWR-CHARGER		
Title	Document Number	Rev
	P5WS5 LA-6973P	1.0
Date:	Wednesday, April 20, 2011	Sheet 41 of 50



Typ: 175mA

VF'B=2.0V

Typ: 175mA

+3.3VALWP
 Ipeak=5.78A ; 1.2Ipeak=6.94A ; Imax=4.05A
 f=375KHz, L=4.7UH
 Rds(on)=15~18m ohm
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHz * 4.7UH) = 0.716A$
 $V_{limit} = 10 * 10^{-6} * 110Kohm / 10 = 0.14V$
 $I_{limit} = 0.11 / (18m * 1.2) \sim 0.11 / (15m) = 6.34A \sim 9.13A$
 $I_{ocp} = 7.06A \sim 9.85AA (7.06A > 6.94A \rightarrow ok) -DVT-$



TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)
 (2) SMPS2=375KHZ (+3VALWP)

+5VALWP
 Ipeak=7A ; 1.2Ipeak=8.4A ; Imax=4.9A
 f=300KHz, L=4.7UH, Rentrrip=154k ohm
 Rds(on)=15~18m ohm
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.306A$
 $V_{limit} = 10 * 10^{-6} * 154Kohm / 10 = 0.15V$
 $I_{limit} = 0.15 / (18m * 1.2) \sim 0.15 / (15m) = 7.13 \sim 10.26A$
 $I_{ocp} = 8.44 \sim 11.57A (8.44 > 8.4 \rightarrow OK)$


Security Classification		Compal Secret Data	
Issued Date	2010/07/13	Deciphered Date	2011/07/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
3VALWP/5VALWP		
Size Custom	Document Number P5WS5 LA-6973P	Rev 1.0
Date	Wednesday, April 20, 2011	Sheet 42 of 50

PJP2
SUYIN_200275GR008G13GZR




PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 72 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-BATTERY CONN/OTP	
Size	Document Number	Rev		Date	
Custom	P5WSS LA-6973P	1.0		Wednesday, April 20, 2011	
				Sheet	43 of 50

1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.







<Vo=1.1V> VFB=0.75V
 $V=0.75 * (1 + 4.7K/10K) = 1.1V$
 $Fsw=280KHz$
 $Cout ESR=15m\ \Omega$ $Rdson(max)=5.6\ m\Omega$ $Rdson(typ)=4.5\ m\Omega$
 $I_{peak}=5.5A$, $I_{max}=3.85A$, $I_{ocp}=8.9A$
 $\Delta I = ((19-1.1) * (1.1/19)) / (L * Fsw) = 2.06A$
 $\Rightarrow 1/2\Delta I = 1.03A$
 $V_{tripmax} = I_{ocp} * Rdson = 8.9 * 5.6 * 1.3 = 0.065V$
 $Rcs = V_{trip} / 9\mu A = 0.065V / 9\mu A = 7.2K$
 choose $Rcs=7.32K$
 $I_{ocpmax} = ((7.32K * 11\mu A) / 0.0045) + 1.03A = 19A$
 $I_{ocpmin} = ((7.32K * 9\mu A) / (0.0056 * 1.3)) + 1.03A = 10A$
 $I_{ocp}=10A\sim 19A$

1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.




<Vo=1.5V> VFB=0.75V
 $V=0.75 * (1 + 5.9K/5.76K) = 1.5V$
 $Fsw=335KHz$
 $Cout ESR=17\ m\Omega$ $Rdson(max)=18\ m\Omega$ $Rdson(typ)=15\ m\Omega$
 $I_{peak}=27.7A$, $I_{max}=19.39A$, $I_{ocp}=13.2A$
 $\Delta I = ((19-1.5) * (1.5/19)) / (L * Fsw) = 3.9A$
 $\Rightarrow 1/2\Delta I = 1.95A$
 $V_{tripmax} = I_{ocp} * Rdson = 16.2 * 5.6 * 1.3 = 0.118V$
 $Rcs = V_{trip} / 9\mu A = 0.118V / 9\mu A = 13.1K$
 choose $Rcs=13K$
 $I_{ocpmax} = ((13K * 11\mu A) / 0.0045) + 1.95A = 32A$
 $I_{ocpmin} = ((13K * 9\mu A) / (0.0056 * 1.3)) + 1.95A = 18A$
 $I_{ocp}=9.94A\sim 13.2A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.1VALWP/1.5VP	
Size	Document Number	P5WS5 LA-6973P		Rev	1.0
Date:	Wednesday, April 20, 2011	Sheet	44	of	50




Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	+1.8VSGP/+1.0VSGP/+2.5VSP/+0.75V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, April 20, 2011	Sheet	45	of 50

1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.




1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.



<Vo=1.5V> VFB=0.75V
 $V_o = 0.75 * (1 + 10K/10K) = 1.5V$
 $F_{sw} = 335KHz$
 $C_{out} ESR = 17 \text{ mohm}$ $R_{dson(max)} = 18 \text{ mohm}$ $R_{dson(typ)} = 15 \text{ mohm}$
 $I_{peak} = 27.7A$, $I_{max} = 19.39A$, $I_{ocp} = 13.2A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 3.9A$
 $\Rightarrow 1/2 \Delta I = 1.95A$
 $V_{tripmax} = I_{ocp} * R_{dson} = 16.2 * 5.6 * 1.3 = 0.118V$
 $R_{cs} = V_{trip} / 9\mu A = 0.118V / 9\mu A = 13.1K$
 choose $R_{cs} = 13K$
 $I_{ocpmax} = ((13K * 11\mu A) / 0.0045) + 1.95A = 32A$
 $I_{ocpmin} = ((13K * 9\mu A) / (0.0056 * 1.3)) + 1.95A = 18A$
 $I_{ocp} = 9.94A \sim 13.2A$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.2VSP/+1.5VSGP
Size	Document Number	P5WS5 LA-6973P		Rev
Custom				1.0
Date:	Wednesday, April 20, 2011	Sheet	46	of 50



VGA_CORE
 $F = 1 / (75 * e^{-12 * 44.2}) = 300K$
 $I_{peak} = 25A$ $I_{max} = 17.5A$ $I_{ocp} = 30A$

Follow the project of NEW70 for VGA_CORE circuit

For Whistler
 $1/2\Delta I = 4.05A$
 $V_{trip} = 36.5K * 10uA = 0.365V$
 $I_{ocpmin} = 0.365V / (8 * 1.6m) + 1/2\Delta I = 28.51A + 4.05A = 32.56A$

For Seymour
 $1/2\Delta I = 4.31A$
 $V_{trip} = 40.2K * 10uA = 0.402V$
 $I_{ocp} = 0.402V / (8 * 3.2m) + 1/2\Delta I = 15.70A + 4.31A = 20.01A$

GPIO 20	GPIO 15	Whistler	Seymour
GPU_VID1	GPU_VID0	Core Voltage Level	Core Voltage Level
1	1	0.9V	0.9V
1	0	0.95V	1.0V
0	1	1.0V	1.05V
0	0	1.05V	1.15V

Security Classification	Compal Secret Data		AP	Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VGA COREP	
				Size	Document Number
Date:	Wednesday, April 20, 2011	Sheet	47	of	50

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PIR (PWR)
Size	Document Number	Rev	1.0	
Custom	P5WS5 LA-6973P			
Date:	Wednesday, April 20, 2011	Sheet	49	of 50

Version change list (P.I.R. List)

EVT Stage

- 20101124
- 1. C5 Change to D2 type
- 2. JDIMM1 Change to SUYIN
- 20101125
- 1. Del R1223 (P.34)
- 2. Del R1107 / R1111 / Q58 (P.39)
- 3. Del R1179 (P.31)
- 4. Update Power SCH
- 5. Add R33 / R34 (P.21)
- 20101126
- 1. Update Power SCH
- 20101129
- 1. Remove EC debug conn.
- 2. Add R35 / R36 / C23 for EMI
- 3. Add R37 / R38 / R39 / R40 / R41 / R42 for Vender req.
- 4. R1190 / R1200 change to 47 ohm ro Vender req.
- 20101130
- 1. Add Project ID R43 / R44 / R45 / R46 / R47 / R48
- 2. Add R50 for MINI Card option
- 3. Add C25 / U3 / R51 for SW req.
- 20101201
- 1. Del T4 / T5
- 2. Add NEC_USB30_PWR_EN FOR SW req.
- 20101202
- 1. Del D41.
- 20101203
- 1. Change APU HDMI Port to PEG12-PEG15 for AMD req.
- 20101206
- 1. Del C1039.
- 2. Add R52 for Vender req.
- 3. R1095 / R1096 change to 51.5 0402 for FSOV acer spec.
- 4. Del R469.
- 5. Add R53 for EMI req.
- 20101207
- 1. Update Power SCH.
- 2. Update USB30 Conn.
- 20101214
- 1. Remove R990 / R991 / R1004 / R1005
- 2. Remove R852
- 20101216
- 1. No any change , for gerber release .
- 20101221
- 1. Modify VGA 16X BOM structure.
- 20101225
- 1. Update Power SCH.
- 20101227
- 1. MINI2 USB port change to Port 0.
- 20101228
- 1. Del C27 / C28 / C35 / C36 and move to USB30/B.
- 2. Change MINI1 / MINI2 / GIGA LAN CLK ports.
- 3. JUSB3 change to Zif Conn.
- 20110106
- 1. Unpop SW1.
- 20110107
- 1. Update MB P/N.

DVT Stage

- 20110124
- 1. Unpop R997 / R49 for +3VS leakage current.
- 2. Unpop R1113 / R1115 / R122 / R123 / Q62 / Q89 for VGA power sequence.
- 3. R119 10K change to 22K 1% for VGA power sequence.
- 4. Add Q30 for FCH VDDAN_11_CLK leakage current.
- 5. Add R21 / Q91 for ODD Power sequence.
- 6. Add L87 for SWR_V12.
- 7. C18 22U Change to 47U.
- 8. TEST35 change to PU for HDMI Function.
- 20110127
- 1. Co-lay KB9012
- 2. Add C19 / C27 / C28 / C31 for +3VS noise.
- 3. D26 change to SC60000B00 for BOM.
- 4. Update Power SCH.
- 20110208
- 1. Pop Q30 and unpop R25 for FCH A12.
- 2. C1522 / C1523 change to 33p for TXC test result.
- 3. Pop R1167 / R1170 / Q90 for ISP function.
- 4. R21 change to +5VS.
- 5. Add R604 for +1.5VS leakage current.
- 20110210
- 1. Add C32 / C33 / C34 for EMI req.
- 2. Remove H12.
- 3. Update power SCH.
- 20110211
- 1. Add T19 / T20 for ICT&ATE test.
- 20110214
- 1. Add C1082 / C1085 / C1106 / C1107 for DDR.
- 2. Unpop R29 / R31 / R32 / R51 for USB spec change.
- 3. Unpop JMINI2 function.
- 4. Unpop ENBK1 / ENCCDD level shifter.
- 5. R119 change to 30K_0402 1% for VGA Power sequence.
- 6. Pop R1033 / C1357 for EMI req.

PVT Stage

- 20110301
- 1. Add function field.
- 20110309
- 1. Re-name to R03
- 2. Un-pop C954 / C955 for MINI2 not used.
- 3. Un-pop C1442 for Audio noise issue.
- 20110324
- 1. Update L29(always on),Q13(@) BOM structure.
- 2. Add AMD VRAM table
- 20110310
- 1. Co-lay KB9012
- 2. R793 change to PJ34 JUMP.
- 3. R953 change to PJ35 JUMP.
- 4. R1177 change to PJ36 JUMP.
- 20110313
- 1. Add C35 / C36 / C38 / C40 / C41 / C42 for EDS.
- 2. Pop C1376 / C1377 220pF for EMI.
- 3. Pop R1014 22ohm / C1352 22pF for EMI.
- 4. Pop R1055 10ohm / C1352 22pF for EMI.
- 5. Pop R1203 22ohm / C1515 22pF for EMI.
- 6. Add C43 10uF for EMI.
- 7. Unpop Q30 & Pop R25 for FCH Ver.A13
- 8. Del R53.
- 9. R1049 / R1185 / R1078 footprint change to 0603 R-SHORT.
- 10. R1178/ R1184 / R989 / R988 / R995 / R996 / R1108 / R537 / R538 / R1094 / R985 / R591 / R1161 footprint change to 0402 R-SHORT.
- 11. Remove MINI2.
- 12. Modify HPD level shift.
- 20110314
- 1. Add RP8 / RP9 / RP10 / RP11 / R607 for ESD.
- 2. SWAP USB30 pin define.
- 3. R1067 / R793 / R953 change to 0805 R-SHORT
- 4. Add U22 for Fn+F5 issue.
- 5. Pop L77 and unpop L87 for LVDS flash issue.
- 6. Add R82 for SW debug<USB PORT0>.
- 7. C1512 / C1513 connect to +XDPWR_SDPWR_MSPWR.
- 20110317
- 1. Update Power SCH.
- 20110318
- 1. Add T29 .
- 2. Add L30 for FCH M2 .
- 20110321
- 1. Add L31 for FCH M2 .
- 2. Add Q13 for AMD req.
- 3. Del Q30 for FCH A13.
- 20110322
- 1. Pop D33 / D34 / D4 for ESD.
- 2. Pop R730.
- 3. Q13 change to SB00000FG10 AOS3416.
- 4. Unpop LED8 / R381 (3G@) for 3G.
- 5. Add FCH M2 A13 Part number SC000042C60.
- 6. SA000008J10 change to SB00000E000.
- 7. Pop R728 for factory req.
- 20110323
- 1. C995 / C999 / C994 / C993 / C30 / C29 / C1010 / C1009 / C5
- Change to SGA20331E10 for Power req.
- 20110324
- 1. Add AMD 128M*16 VRAM table of Whistler,Seymour
- 2. Update L29(pop),Q13(@) BOM Structure
- 20110327
- 1. Update Power SCH.

Pre MP Stage

- 20110416
- 1. Add C1465 100p for HW Card Reader
- 2. Change C38,C40,C41,C42 from 10p to 33p for ESD
- 3. Add APU_PWRGD 0 ohm(R615) on APU side for ESD
APU_RST# 0 ohm(R598) on APU side for ESD
- 4. Remove HDT connector and related nets,pins
- 5. Pop COM_MIC ESD diode:D41 for ESD
- 20110417
- 1. Mask PJ32,C9 for DFX
- 20110418
- 2. Remove Power Button SW1.
- 20110419
- 1. Delete H25 for Layout request
- 2. Add Test point of JTAG for 测试 request
- 3. Unpop C29,C30 for only 2 测试 sku
- 4. Change PCB P/N from DA60000A00 to DA20JU00100
- 5. Change C391,C392,C393 from 1uF to 0 ohm For UMA SKU
- 6. For BCM WLAN lost issue:
Change C1339 from 4.7uF to 10uF
Change C1340,C1341 from 0.1uF to 1uF
- 20110420
- 1. Change C1205,C1206 from 22pF to 15pF For RTC issue
- 2. Add HDMI Royalty:RO000003HM

WHISTLER-PRO						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0001	SAM	C-die 128*16	800MHz	SA00003M060	K4W2G1646C-HC12	V
0010	SAM	G-die 64*16	933MHz	SA00004GS10	K4W1G1646G-BC11	
0011	SAM	C-die 128*16	933MHz	SA00004Q20	K4W2G1646C-HC11	
0100	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0101	SAM	C-die 128*16	800MHz	SA00003M060	K4W2G1646C-HC12	V
0110						
0111						
1000	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	V
1001	HYN	Vega-die 128*16	800MHz	SA00003VS10	H5TQ2G63BFR-12C	V
1010	HYN	Vega-die 64*16	900MHz	SA000041S40	H5TQ1G63DFR-11C	
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63BFR-12C	
1100	HYN	Vega-die 128*16	900MHz	SA00003YO20	H5TQ2G63BFR-11C	
1101						
1110						
1111	AMD	A-die 128*16	900MHz	SA00004U500	23EY4187MA11	

SEYMOUR-XT						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000	AMD	A-die 128*16	900MHz	SA00004U500	23EY4187MA11	
0001						
0010	SAM	C-die 128*16	933MHz	SA00004Q20	K4W2G1646C-HC11	
0011	SAM	G-die 64*16	933MHz	SA00004GS10	K4W1G1646G-BC11	
0100	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0101	SAM	C-die 128*16	800MHz	SA00003M060	K4W2G1646C-HC12	V
0110						
0111						
1000						
1001						
1010	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63DFR-12C	
1100	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	
1101	HYN	Vega-die 128*16	800MHz	SA00003VS10	H5TQ2G63BFR-12C	V
1110	HYN	Vega-die 64*16	900MHz	SA000041S40	H5TQ1G63DFR-11C	V
1111	HYN	Vega-die 128*16	900MHz	SA00003YO20	H5TQ2G63BFR-11C	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	HW PIR / SCREW
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	P5WS5 LA-6973P
Date:	Thursday, April 21, 2011	Sheet	50	of	50