

SP7(Nikita) BLOCK DIAGRAM PV

01

PCB STACK UP 12L Dis.

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SGND
LAYER 6 : IN3(High)
LAYER 7 : SVCC1
LAYER 8 : SVCC2
LAYER 9 : IN4
LAYER10 : IN5(High)
LAYER11 : GND
LAYER12 : BOT

A Channel
DDR3-SODIMM1
DDR3-SODIMM2
PAGE 13,14

B Channel
DDR3-SODIMM3
DDR3-SODIMM4
PAGE 15,16

USB3.0 Port x2
PAGE 26

NEC USB3.0 Controller
PAGE 26

Intel Clarksfield
CPU 45Watt
4 Core
(rPGA 989)
PAGE 3-6

VRAM DDR3*8 (1Gb)
PAGE 23-24

ATI M97/Broadway/Madison (128bit) (FCBGA) 962p 29X29mm
PAGE 18-22

HDMI CON (1920*1200)
PAGE 25

LCD CONN for dual channel (15.6")
PAGE 25

PCH 3.5Watt
Platform Controller Hub
PAGE 7-12

CLOCK GEN 9LRS3197
PAGE 02

Braiwood (NAND Flash Memory)
PAGE 34

CPU THERMAL SENSOR
PAGE 27

SATA 2.5" HDD / SATA 1.8" SSD1
PAGE 30

SATA 1.8" SSD2
PAGE 30

E-SATA(USB2.0)
PAGE 26

Accelerometer
LIS3LV02DL PAGE 31

Keyboard Touch Pad / Light Sensor
PAGE 31

GMT G9931P1U SYSTEM/VGA FAN
PAGE 27

SPI (SYSTEM BIOS)
PAGE 33

BATTERY SELECTOR
PAGE 42

SYSTEM CHARGER(BQ24704)
PAGE 41

SYSTEM POWER ISL6237IRZ-T
PAGE 35

DDR III SMD DR_VTERM 1.8V/1.8VSUS(VT356/VT357)
PAGE 39

VCCP +1.5V AND GMCH 1.05V(RT8204)
PAGE 36

VGACORE RT8208
PAGE 38

CPU CORE VT1312M/VT1317
PAGE 37

ENE KBC KB3926 C2
PAGE 33

Audio IDT92HD75B2
PAGE 28

AUDIO Amplifier TPA6047A4
PAGE 29

LAN Atheros PCIE-LAN AR8131(M) GigaLAN
PAGE 32

RJ45
PAGE 32

half size mini-card (Wireless LAN Shirley Peak 802.11a/b/g/n)
PAGE 34

Card Reader
Realtek RTS5159
PAGE 30

2-in-1 flash media slot(SD/MMC)
PAGE 30

Internal Microphones (MEMS)
PAGE 31



Combo Jack (Headphone/MIC)
PAGE 28

Jack to Speaker
PAGE 29




PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
Block Diagram		
Date: Friday, July 10, 2009	Sheet 1 of 42	




CPU_SEL	0	1
	CPU0/1=133MHz (default)	CPU0/1=100MHz




M/B Screw Hole




MINI CARD







CPU Thermal hole



2nd Battery Hole




VGA Thermal hole



[3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40]
[7,8,9,11,26,27,36,37]

	PROJECT : SP7	
	Quanta Computer Inc.	
	Size Custom Document Number CLOCK & Screw Holes	Rev 1A
Date: Friday, July 10, 2009		Sheet 2 of 42




Scan Chain (Default)	STUFF -> R97, R89, R90 NO STUFF -> R84, R512
CPU Only	STUFF -> R97, R84 NO STUFF -> R89, R512, R90
GMCH Only	STUFF -> R512, R90 NO STUFF -> R97, R84, R89

PROJECT : SP7
Quanta Computer Inc.


Size Custom Document Number **PROCESSOR 1/4(HOST&PEX)** Rev 1A


Date: Friday, July 10, 2009 Sheet 3 of 42



[2,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40] +1.1V_VTT +3V

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





POWER
1.1V RAIL POWER
CPU CORE SUPPLY

POWER
CPU VIDS

POWER
SENSE LINES

POWER
GRAPHICS
FBI
DDR3 - 1.5V RAILS
1.1V
1.8V

POWER
DDR3 - 1.5V RAILS
1.1V
1.8V

POWER
DDR3 - 1.5V RAILS
1.1V
1.8V

POWER
DDR3 - 1.5V RAILS
1.1V
1.8V

POWER
DDR3 - 1.5V RAILS
1.1V
1.8V


[37]	+VCORE	[37]
[3,13,14,15,16,36,38,39]	+1.1V_VTT	[37]
[10,11,16,20,22,34,39]	+1.5VUS	[37]
	+1.8V	[37]

	PROJECT : SP7 Quanta Computer Inc.	
	Size Custom	Document Number PROCESSOR 3/4(POWER)
Date: Friday, July 10, 2009		Sheet 5 of 42


AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)

06



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed



PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number **PROCESSOR 4/4(GND)** Rev 1A

Date: Friday, July 10, 2009 Sheet 6 of 42

IBEX PEAK-M (DMI, FDI, GPIO)

IBEX PEAK-M (LVDS, DDI)



SDVO

Display port B

Display port C

Display port D


PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number **PCH 1/6 (DMI,PM,VIDEO)** Rev 1A

Date: Friday, July 10, 2009 Sheet 7 of 42


[2,8,9,11,26,27,36,37] +1.05V
 [2,3,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40] +3V
 [9,10,11,25,40] +3VS5

IBEX PEAK-M (HDA, JTAG, SATA)



	PROJECT : SP7		Rev 1A
	Quanta Computer Inc.		
	Size Custom Document Number PCH 2/6 (SATA,HDA,LPC)	Date: Friday, July 10, 2009	

[2,3,7,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40]
 [13,15,25,31,33,34,35,36,38,39,40,41,42]






[2,3,7,8,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40]
 [7,10,11,25,40]

PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
PCH 3/6 (PCI,ONFI,USB,CLK)		
Date: Friday, July 10, 2009	Sheet 9	of 42

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



Board ID	ID0	ID1	ID2	ID3	ID4	ID5
SP7 (SI1)	0	0	0	0	0	0
SP7 (SI2)	1	0	0	0	0	0

A16 swap override Strap/Top-Block Swap Override jumper

GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-------	---

SV_SET_UP 1-X High = Strong (Default)

R364 *100K/F 4 BT_COMBO_EN# [8,34]

Boot BIOS Strap

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

Danbury Technology Enabled

NV_ALE	High = Enable Low = Disable
--------	--------------------------------



DMI Termination Voltage


NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH
--------	---

PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number **PCH 4/6 (GPIO & Strap)** Rev 1A

Date: Friday, July 10, 2009 Sheet 10 of 42







[2,7,8,9,26,27,36,37]	+1.05V
[3,5,10,36,37]	+1.1V_VTT
[5,10,16,20,22,34,39]	+1.8V
[2,3,7,8,9,10,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40]	+3V
[7,9,10,25,40]	+3VSS
[8]	+RTC_CELL
[25,27,29,30,37,40]	+5V
[40]	+5VSS

PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number PCH 5/6 (POWER)	Rev 1A
Date: Friday, July 10, 2009		Sheet 11 of 42

IBEX PEAK-M (GND)


Move to Page 37



PROJECT : SP7
Quanta Computer Inc.

NB5	Size Custom	Document Number	Rev 1A
		PCH 6/6 (GND)	
Date: Friday, July 10, 2009		Sheet 12 of 42	

DDR3 -SODIMM 1 A0







M2 [14] SMDDR_VREF_DQ0_M2
M1 [14,15,16,39] DDR_VTTREF
M3 [6,14] DDR_VREF_DQ0
 [14] SMDDR_VREF_DIMM_0

0406 modify Common PCA design for Vref

Ra M1 for Arrandale CPU
 Rb M3 for Clarkfield CPU


DDR3 VREF_DQ (Note: ES2 does not support M3 feature; QS support M3, M2 can be removed)



PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number **DDR3 DIMM-1** Rev 1A
 Date: Friday, July 10, 2009 Sheet 13 of 42

DDR3 -SODIMM 2 A1





M2 [13] SMDDR_VREF_DQ0_M2
M1 [13,15,16,39] DDR_VTTREF
M3 [6,13] DDR_VREF_DQ0
 [13] SMDDR_VREF_DIMM_0

Ra M1 for Arrandale CPU
 Rb M3 for Clarksville CPU

0406 modify Common
 PCA design for Vref








DDR3 VREF_DQ (Note: ES2 does not support M3 feature; QS support M3, M2 can be removed)



PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM-2	Rev 1A
Date: Friday, July 10, 2009		
Sheet 14 of 42		





DDR3 -SODIMM 3 B1



PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM-3	Rev 1A
Date: Friday, July 10, 2009		Sheet 15 of 42

DDR3 -SODIMM 4 B0





PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number DDR3 DIMM-4	Rev 1A
Date: Friday, July 10, 2009 Sheet 16 of 42		




[2,7,8,9,11,26,27,36,37] +1.05V
[3,5,10,11,36,37] +1.1V_VTT
[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,33,34,37,40] +3V<
[7,9,10,11,25,40] +3VS5<


	PROJECT : SP7 Quanta Computer Inc.	
	Size Custom	Document Number XDP
Date Friday, July 10, 2009	Sheet 17 of 42	Rev 1A




R254 no stuff, SI-1 stage



For M97 ONLY
For future ASIC, PWRGOOD_BUF not required
should be pulled to ground




Location	M96	M97
L2	No Stuff	Install
L32	No Stuff	Install
C7	No Stuff	Install
C6	No Stuff	Install
C22	No Stuff	Install
C273	No Stuff	Install
C279	No Stuff	Install
C280	No Stuff	Install
U15	No Stuff	No Stuff
R203	No Stuff	No Stuff
R201	No Stuff	No Stuff
R254	No Stuff	Install
C245	No Stuff	Install



[20,22,38] +1.0V_VGA
[5,10,11,20,22,34,39] +1.8V
[2,3,7,8,9,10,11,13,14,15,16,25,26,27,28,29,30,31,32,33,34,37,40] +3V

PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number ATI M97-M2 (PCIE I/F) 1/5	Rev 1A
Date: Friday, July 10, 2009	Sheet 18 of 42	



Location	M96	M97
R270	No Stuff	Install
R267	No Stuff	Install
R251	No Stuff	Install
R269	No Stuff	Install
R250	No Stuff	Install
R275	Install	Install
R232	No Stuff	No Stuff
R234	No Stuff	No Stuff
C290	No Stuff	No Stuff
C292	No Stuff	No Stuff
R237	Install	No Stuff
R240	Install	No Stuff




- [23] VMA_DQ[63..0]
- [23] VMA_DM[7..0]
- [23] VMA_WDQS[7..0]
- [23] VMA_RDSQ[7..0]

- [24] VMB_DQ[63..0]
- [24] VMB_DM[7..0]
- [24] VMB_WDQS[7..0]
- [24] VMB_RDSQ[7..0]



PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number ATI M97-M2 (MEM I/F) 2/5	Rev 1A
Date: Friday, July 10, 2009	Sheet 19 of 42	



GPIO15	GPIO20	+VGACORE
Low	Low	0.85V
Low	High	0.90V
High	Low	0.95V
High	High	1.00V

GPIO6	+VDDCI
High	1.07V
Low	1.12V

MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix	64*16-800MHZ	H5TQ1G63BFR-12C
0001	Samsung	64*16-800MHZ	K4W1G1646E-HC12
0010	Samsung	64*16-800MHZ	K4W1G1646E-HC12
0101	Reserved	Reserved	Reserved
0100	Reserved	Reserved	Reserved
0101	Reserved	Reserved	Reserved
1110	Reserved	Reserved	Reserved
0110	Reserved	Reserved	Reserved
1000	Reserved	Reserved	Reserved
1001	Reserved	Reserved	Reserved
1010	Reserved	Reserved	Reserved
1011	Reserved	Reserved	Reserved
1100	Reserved	Reserved	Reserved
1101	Reserved	Reserved	Reserved
1110	Reserved	Reserved	Reserved
1111	Reserved	Reserved	Reserved

Delete SMB_CLK_MBI1 / SMB_DATA_MBI1 => S1-1 Stage

ADD VDDCI Control Pin - S1-1 Stage

PLACE VREFG DIVIDER AND CAP CLOSE TO ASIC

S12 modify Q326 For Broadway, Madison and Park


M97_m2

[18,22,38] +1.0V_VGA
[5,10,11,18,22,34,38] +1.8V
[21,22,25,40] +3V_VGA




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
ATI M97-M2 (DISPLAY) 3/5		
Date: Friday, July 10, 2009	Sheet 20 of 42	




STRAPS



Location	M96	M97
pull-up for straps	10K (CS31002FB26)	3K (CS23002FB11)

Overlap pads to save space and to prevent assembly of both resistors.















Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: Full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPI02	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
STRAP_BIF_CLK_PM_EN	GPI08	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
CONFIG[3]	GPI09	GPI09,13,12,11 (config 3.2.1.0): a- # BIOS_ROM_EN = 1, then Config[3] defines the ROM Type: b- # BIOS_ROM_EN = 0, then Config[3] defines the Aperture size: Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 64MB 011 = 32MB 100 = 512MB 101 = 1GB 110 = 2GB 111 = 4GB	0001
CONFIG[2]	GPI013		
CONFIG[1]	GPI012		
CONFIG[0]	GPI011		
BIOS_ROM_EN	GPI022	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYNC		0
AUD(1)	HSYNC	HSYNC - HDMI_EN HDMI connector presence. 0 ?No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VSYNC_DAC2	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
HSYNC_DAC2	H2SYNC		0
GENERICC			0




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	ATI M97(GND&Str&Ther)4/5	
Date: Friday, July 10, 2009	Sheet 21	of 42


[20,22,25,40] +3V_VGA



Location	M96	M97
L19	Install	No Stuff
L13	Install	No Stuff
C108	Install	No Stuff
C71	Install	No Stuff
L15	No Stuff	Install
R52	No Stuff	Install
C91	No Stuff	Install
C376	No Stuff	Install
C383	No Stuff	Install
L31	No Stuff	Install
L33	Install	No Stuff
L8	No Stuff	Install
C61	No Stuff	Install
C51	No Stuff	Install
C48	No Stuff	Install
L9	No Stuff	Install
Q4	Install	No Stuff
Q3	Install	No Stuff
R31	Install	No Stuff
Q2	Install	No Stuff
R32	Install	No Stuff
R256	Install	No Stuff
C69	Install	No Stuff



CHANNEL A: 256MB/512MB DDR3





PROJECT : SP7
Quanta Computer Inc.

Size: Custom | Document Number: LCD CONN/HDMI/Lid | Rev: 1A

Date: Friday, July 10, 2009 | Sheet: 23 of 42





CHANNEL B: 256MB/512MB DDR3



PROJECT : SP7
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
LCD CONN/HDMI/Lid		
Date: Friday, July 10, 2009	Sheet 24	of 42

NBS



USB3.0 X 2 and E-SATA/USB2.0 COMBO

26



1119 Modify
6.3V to 25V from NEC

1125 Modify

*nPD720200

Clock select signal	
USB3.0_CSEL	High = External 48Mhz
	Low = 24MHz X'tal

SI 0219 change BOM
SI 0320 change Footprint

Low: Enable AC Mode
High: Disable DC Mode

USB3.0 PORT1

USB3.0 PORT2

USB CON. co-lay

USB2.0 PORT6



USB2.0 PORT7

PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number NEC USB 3.0	Rev 1A
Date: Friday, July 10, 2009	Sheet 26 of 42	



CPU THERMAL MONITOR

GPU Thermal Sensor




SYS Thermal Monitor

CPU FAN1/2 CONN
RPM Control




	PROJECT : SP7 Quanta Computer Inc.		
	Size Custom	Document Number	Rev 1A
	CPU/GA/SYSTEM THERMAL		
	Date: Friday, July 10, 2009	Sheet 27	of 42




PORT	PLACE TO
MONO_OUT	X
PORT A	HP OUT
PORT B	External MIC
PORT C	X
PORT D	Internal Speakers
DM	DIGITAL MIC


HD Audio Bus




TO Digital MIC



Reserve for EAPD#




TO Headphone jack





TO Internal Speakers

PV2 0703 Audio internal impedance




SA_A# --> Headphone out
SA_B# --> EXT MIC



Combo Jack (Headphone/MIC)

Normal Close

SI 0227 Change footprint



SI 2/10
CN22.8, CN22.9 connect to AGND



TIP
R1 Headphone Left
R2 Headphone Right
BASE GND
MIC MIC

PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number Azzalia 92HD75	Rev 1A
Date: Friday, July 10, 2009		

[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,29,30,31,32,33,34,37,40]
[29] +3V
[29] +4.75VAVDD

AUDIO AMPLIFIER





PIN23 SPKR_EN

TPA6040A4	Low enable
TPA6047A4	High enable



6047A2 Gain Table

GAIN0	GAIN1	AV	RIN
0	0	6dB	90K
0	1	10dB	70K
1	0	15.6dB	45K
1	1	21.6dB	25K




PROJECT : SP7
Quanta Computer Inc.

Size Custom	Document Number AMP_TPA6047	Rev 1A
Date: Friday, July 10, 2009		Sheet 29 of 42




2 IN1 CARD READER SD/MMC



SATA 1.8"/2.5" HDD CONNECTOR MASTER


DFHD20MR005
DC Current rating: 0.5 A



+5V: 2 A (4 Pin)
+3V: 2 A (4 Pin)
Gnd : (5 Pin)




SSD(1) 1.8" CONNECTOR SLAVE

DC Current rating: 0.5 A










+5V: 2 A (4 Pin)
+3V: 2 A (4 Pin)
Gnd : (5 Pin)

[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,31,32,33,34,37,40] +3V
[11,25,27,29,37,40] +5V




1. GND
2. RESERVE
3. RESERVE
4. +3VPCU
5. LEDVCC(+3VPCU)
6. PWRLED#
7. LIDSWITCH
8. POWER ON#

Pin1	VDD
Pin2	DATA
Pin3	CLK
Pin4	GND
Pin5	X
Pin6	X



	PROJECT : SP7		Rev 1A
	Quanta Computer Inc.		
	Size Custom Date: Friday, July 10, 2009	Document Number BT/TP/PW BN/Key CON/Acc/LED/LAS Date:	















[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,33,34,37,40]
 [40] +3V
 +3VLANVCC

	PROJECT : SP7 Quanta Computer Inc.	
	Size Custom Document Number Block Diagram	Rev 1A
	Date: Friday, July 10, 2009 Sheet 32 of 42	

Change U20 layout footprint to LQFP128-16X16-4-AA1



[15,26,29,35,36,37,38,39,40,41] +5VPCU-
[8,13,15,25,31,34,35,36,38,39,40,41,42] +3VPCU-
[2,3,7,8,9,10,11,13,14,15,16,18,25,26,27,28,29,30,31,32,34,37,40] +3V






PROJECT : SP7
Quanta Computer Inc.

Size Custom Document Number KB3926/ROM Rev 1A
Date: Friday, July 10, 2009 | Sheet 33 of 42


Half size mini card(802.11a/b/g/n)





Braidwood(Open Nand Flash Interface)




	PROJECT : SP7 Quanta Computer Inc.	
	Size Custom Document Number Half size mini card/Braidwood	Rev 1A
Date: Friday, July 10, 2009		Sheet 34 of 42









1.12 Volt +/- 5%
 Continue current:2.5A
 Peak current:4A
 OCP minimum 4.5A


+1.5 Volt +/- 5%
 Countinue current:7A
 Peak current:12A
 OCP minimum 16A




VGA Core & VCC1.1










	PROJECT : SP7 Quanta Computer Inc.	
	Size Custom	Document Number Charger (BQ24704)
	Date: Friday, July 10, 2009	Rev 1A



BL/C#	D/C#	M/A#	Status
0	0	0	Charge A batt
0	0	1	Charge M batt
0	1	0	Discharge A batt
0	1	1	Discharge M batt
1	0	0	Free Discharge
1	0	1	Free Discharge
1	1	0	Free Discharge
1	1	1	Free Discharge

