


BL6 Block Diagram

PCB STACK UP
 LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : BOT




CK505
P2

POWER SYSTEM


ISL88731	P. 34
ISL82882C	P. 39
RT8210B	P. 35
UPI6116A	P. 37
UP6163	P. 36
UPI6111A	P. 38
MAX8792A	P. 41
RT8152C	P. 42

- +VCC_CORE**
- +1.5V**
+1.5VSUS
- +VTT**
+1.05V
- +1.8V**
- +1.5V_S5**
+3VPCU
+3V_S5
+3V
+5VPCU
+5V_S5
+5V
+SMDDR_VTERM
+SMDDR_VREF
+VGPU_CORE
+VAXG




JTAG need Option2 for Park, Madison Engineer sample.
B2A
 *EV@33.4 JTAG_TCK (16)


CLK CRYSTAL




CLK CPU_SEL



CLK I2C












CLK POWERGOOD
 Change to +3VPCU (follow CRB)





Quanta Computer Inc.
PROJECT : BL6

Size	Document Number	Rev
	CLOCK GENERATOR	A1A
Date:	Thursday, April 06, 2010	Sheet 2 of 45



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






Quanta Computer Inc.
PROJECT : BL6

Size	Document Number	Rev
	PROCESSOR 3/4(POWER)	A1A

Date: Saturday, April 10, 2010 Sheet 5 of 45




Processor Strapping

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1




The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.







IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (LVDS,DDI)



Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC



	PCH	2MB	4MB	8MB
PM55		●		
HM55			●	
HM57/PM57			●	●
QM57/QS57				●

Quanta Computer Inc.
PROJECT : BL6


Size: Document Number: PCH 1/5 (SATA,HDA,LPC) Rev: A1A
Date: Saturday, April 10, 2010 Sheet: 7 of 45

IBEX PEAK-M (3M0)










IBEX PEAK-M (PCI-E,SMBUS,CLK)

U241

AV7	VSS[159]	VSS[269]	H49
B11	VSS[160]	VSS[260]	H5
B15	VSS[161]	VSS[261]	J24
B19	VSS[162]	VSS[262]	K11
B23	VSS[163]	VSS[263]	K43
B31	VSS[164]	VSS[264]	K47
B35	VSS[165]	VSS[265]	L7
B39	VSS[166]	VSS[266]	L14
B43	VSS[167]	VSS[267]	L18
B47	VSS[168]	VSS[268]	L2
B7	VSS[169]	VSS[269]	L22
BG12	VSS[170]	VSS[270]	L32
BH12	VSS[171]	VSS[271]	L36
BB16	VSS[172]	VSS[272]	L40
BB20	VSS[173]	VSS[273]	L52
BB24	VSS[174]	VSS[274]	M12
BB30	VSS[175]	VSS[275]	M16
BB34	VSS[176]	VSS[276]	M20
BB38	VSS[177]	VSS[277]	M32
BB42	VSS[178]	VSS[278]	M34
BB49	VSS[179]	VSS[279]	M38
BB5	VSS[180]	VSS[280]	M42
BC10	VSS[181]	VSS[281]	M46
BC14	VSS[182]	VSS[282]	M5
BC18	VSS[183]	VSS[283]	M8
BC2	VSS[184]	VSS[284]	M8
BC22	VSS[185]	VSS[285]	N24
BC32	VSS[186]	VSS[286]	P11
BC36	VSS[187]	VSS[287]	AD15
BC40	VSS[188]	VSS[288]	P22
BC44	VSS[189]	VSS[289]	P30
BC52	VSS[190]	VSS[290]	P32
BH9	VSS[191]	VSS[291]	P34
BD48	VSS[192]	VSS[292]	P42
BD49	VSS[193]	VSS[293]	P47
BD5	VSS[194]	VSS[294]	R2
BE12	VSS[195]	VSS[295]	R52
BE16	VSS[196]	VSS[296]	R52
BE20	VSS[197]	VSS[297]	T12
BE24	VSS[198]	VSS[298]	T41
BE30	VSS[199]	VSS[299]	T46
BE34	VSS[200]	VSS[300]	T49
BE38	VSS[201]	VSS[301]	T8
BE42	VSS[202]	VSS[302]	T8
BE46	VSS[203]	VSS[303]	U30
BE48	VSS[204]	VSS[304]	U31
BE50	VSS[205]	VSS[305]	U32
BE6	VSS[206]	VSS[306]	U34
BE8	VSS[207]	VSS[307]	P38
BF3	VSS[208]	VSS[308]	V11
BF49	VSS[209]	VSS[309]	P16
BF51	VSS[210]	VSS[310]	V19
BG18	VSS[211]	VSS[311]	V20
BG24	VSS[212]	VSS[312]	V22
BG4	VSS[213]	VSS[313]	V30
BG50	VSS[214]	VSS[314]	V31
BH11	VSS[215]	VSS[315]	V32
BH15	VSS[216]	VSS[316]	V35
BH19	VSS[217]	VSS[317]	V38
BH23	VSS[218]	VSS[318]	V43
BH31	VSS[219]	VSS[319]	V45
BH35	VSS[220]	VSS[320]	V46
BH39	VSS[221]	VSS[321]	V47
BH43	VSS[222]	VSS[322]	V49
BH47	VSS[223]	VSS[323]	V5
C12	VSS[224]	VSS[324]	V7
C50	VSS[225]	VSS[325]	V8
D51	VSS[226]	VSS[326]	V12
E12	VSS[227]	VSS[327]	V52
E16	VSS[228]	VSS[328]	Y11
E20	VSS[229]	VSS[329]	Y12
E24	VSS[230]	VSS[330]	Y15
E30	VSS[231]	VSS[331]	Y19
E34	VSS[232]	VSS[332]	Y23
E38	VSS[233]	VSS[333]	Y28
E42	VSS[234]	VSS[334]	Y30
E46	VSS[235]	VSS[335]	Y31
E48	VSS[236]	VSS[336]	Y32
E6	VSS[237]	VSS[337]	Y38
E8	VSS[238]	VSS[338]	Y39
F49	VSS[239]	VSS[339]	Y46
F5	VSS[240]	VSS[340]	P49
G10	VSS[241]	VSS[341]	Y5
G14	VSS[242]	VSS[342]	Y6
G18	VSS[243]	VSS[343]	Y8
G2	VSS[244]	VSS[344]	P24
G22	VSS[245]	VSS[345]	T43
G32	VSS[246]	VSS[346]	AD51
G36	VSS[247]	VSS[347]	AT8
G40	VSS[248]	VSS[348]	AD47
G44	VSS[249]	VSS[349]	Y47
G52	VSS[250]	VSS[350]	AT12
AF39	VSS[251]	VSS[351]	AM6
H16	VSS[252]	VSS[352]	AT13
H20	VSS[253]	VSS[353]	AM5
H24	VSS[254]	VSS[354]	AM5
H30	VSS[255]	VSS[355]	AK45
H34	VSS[256]	VSS[356]	AK39
H38	VSS[257]	VSS[357]	AV14
H42	VSS[258]	VSS[358]	





IBEX PEAK-M (PCI,USB,NVRAM)



IEX PEAK-M (GPIO, VSS, NCT, F, RSVD)

IEX PEAK-M (GND)





PCH Strap Pin Configuration Table

SPKR	(7,27) PCBEEP	R592	*1K_4	+3V	Reboot option at power-up 0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled															
GNT3# / GPIO55	(9) GNT3#	R622	*10K_4		Top-Block Swap Override 0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)															
HDA_DOCK_EN #GPIO33	(7,30) PCH_GPIO33	R282	*1K_4	JP1 2	Flash Descriptor Security Override 0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.															
GNT0#, GNT1#	(9) GNT0# (9) GNT1#	R272 R621	*1K_4 *1K_4		Boot BIOS Strap															
<table border="1"> <thead> <tr> <th>PCI_GNT0#</th> <th>GNT#1</th> <th>Boot BIOS Location</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> <tr> <td>0</td> <td>1</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>0</td> <td>Reserved (NAND)</td> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> </tbody> </table>						PCI_GNT0#	GNT#1	Boot BIOS Location	0	0	LPC	0	1	PCI	1	0	Reserved (NAND)	1	1	SPI
PCI_GNT0#	GNT#1	Boot BIOS Location																		
0	0	LPC																		
0	1	PCI																		
1	0	Reserved (NAND)																		
1	1	SPI																		
SPI_MOSI	(7) SPI_SL_R	R504	*1K_4	+3V	TPM Functionality Disable 1 = Enabled 0 = Disable															
NV_ALE	(9) NV_ALE	R496	*10K_4	+1.8V	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-d) Enable 1 = Enabled 0 = Disabled (Default)															
GPIO8	GPIO8	R298	10K_4	+3V_S5	Reserved This signal has a weak internal pull up. NOTE: This signal should not be pulled low															
GPIO15	GPIO15	R248	1K_4	+3V_S5	Reserved 0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality															
GPIO27	GPIO27	R232	*10K_4		On-Die PLL Voltage Regulator 0 = Disables the Vcc/VRM. Need to use on-board filter circuits for analog rails. 1 = Enables the internal Vcc/VRM to have a clean supply for analog rails. No need to use on-board filter circuit. This signal has a weak internal pull-up.															
<p>+RTC_CELL R644 330K_6 PCH_INVRMEN PCH_INVRMEN (7)</p> <p>INTVRMEN - Integrated SUS 1.1V VRM Enable High - Enable Internal VRs</p>																				


BOARD ID SETTING



Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7
UMA SKU VGA SKU	H	L					
W/ MDC W/O MDC		H	L				
W/ HDMI W/O HDMI			H	L			
W/O 3G W/ 3G				H	L		
15" 14"					H	L	
W/O BT W/ BT						H	L
2 Core 4 Core							H









Isolate the power supply for pins AF32, AF34, AH34
Reduce the jitter on HDMI interface for
I080P 60Hz Deep color mode.










Place these Caps near So-Dimm0.






Place these Caps near So-Dimm1.








Discrete HDMI




HDMI HPD



Close to HDMI CONN





Quanta Computer Inc.
 PROJECT : BL6

Size	Document Number	Rev
	Madison/Park-HOST I/F	A1A
Date: Saturday, April 10, 2010		Sheet 15 of 45

JTAG SIGNAL STUFF OPTION FOR OPTION2

SIGNALS	NORMAL MODE	JTAG MODE (DEBU
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)


1.8V GPIO

B2A
 NC on Park
 M92, M96, Madison support

(22) RAM_STRAP0
 (22) RAM_STRAP1
 (22) RAM_STRAP2
 (22) RAM_STRAP3
 (22) RAM_STRAP4

B2A
 NC on Park
 M92, M96, Madison support

SCL must be tied high
 if not used



TjMax = 110
 change by VBIOS








1.8V_GPU L5
 EV@BLM15BD121SN1D_300MA





1.8V_GPU L12
 EV@BLM15BD121SN1D_300MA

C684
 EV@27P150V_4N

1.8V_GPU L14
 EV@BLM15BD121SN1D_300MA

B2A
 Madison, Park --> 125mA (10mils)
 M92, M96 --> 300mA (20mils)





B2A

Ball Name	Madison	Park	M96	M92
MVREFDA	V	V	V	V
MVREFSA	V	V	V	V
MVREFDB	V	V	V	V
MVREFSB	V	V	V	V
MEM_CALRN0	V	V		
MEM_CALRN1	V	V		
MEM_CALRN2	V	V		
MEM_CALRP0	V	V	V	V
MEM_CALRP1	V	V	V	V
MEM_CALRP2	V	V	V	V

DDR3/GDDR3 Memory Stuff Option

Madison/Park	GDDR3	DDR3
MVDDQ	1.8V/1.5	1.5V
Ra	40.2R	40.2R
Rb	100R	100R

M96/M92	GDDR3	DDR3
MVDDQ	1.8V/1.5	1.5V
Ra	40.2R	100R
Rb	100R	100R


TESTEN	Description
0	Internal Debug use only
1	JTAG signals enable

B2A
Ball H23,T8
M92, M96-M2 -> RSVDD. Can
not support 128M*16
MEM3


- (17) VMA_DQ[63..0]
- (17) VMA_DM[7..0]
- (17) VMA_RDQS[7..0]
- (17) VMA_WDQS[7..0]
- (17) VMA_MA[13..0]

WWW.ROSEFIX.COM CHANNEL A: 512MB DDR3 (64M*16*4pcs)


QS: 7.0] QSA [7..0]




TOP Left








BOT Left




BOT Right



TOP Right





Quanta Computer Inc.


PROJECT : BL6

Size	Document Number	Rev
	VRAM_B: DDR3-64M*16*4PCS	A1A
Date:	Saturday, April 10, 2010	Sheet 19 of 45

WWW.ROSEFX.COM

for Mipsic and other DDR3 and VDDC can share one common regulator

VDD/VDD1 = 1.5V at 13.5W
 VDD/VDDUQ = 1.8V at 16.0W and 18.0W









PowerXpress control signal for Madison and Park only
 If not used, can be disconnected. (AL21 pin)
 PX_EN = LOW, turn on
 PX_EN = HIGH, turn off


Ball AL21
 M92, M96 --> GND
 Madison, Park for Power Express, No use can NC.

Ball AW34
 M92, M96 --> GND
 Madison, Park for 27MHz OSC Input, if no use can GND.

	M92	M96	Park	Madison
VDDRHA	NC	VDDR1	NC	NC
VDDRHB	VDDR1	VDDR1	NC	NC
VSSRHA	NC	VSS	NC	NC
VSSRHB	VSS	NC	NC	NC

Quanta Computer Inc.
 PROJECT : BL6
 Size: _____ Document Number: _____ Rev: A1A
 Date: Saturday, April 10, 2010 Sheet: 20 of 45






Quanta Computer Inc.

PROJECT : BL6

Size	Document Number	Rev
	Madison/Park DPPW_GND	A1A
Date:	Saturday, April 10, 2010	Sheet 21 of 45

PIN STRAPS



Memory Aperture size

RAM_CFG[2:0]	Size
000	128MB
001	256MB
010	64MB
011	32MB

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (Only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


DDR3 Memory TYPE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4	
								15"	14"
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW00 (64M*16)	512MB	0	1	0	0	0	1
			1GB	0	0	0	0	0	1
			2GB	0	0	1	0	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT502 (64M*16)	512MB	0	1	0	1	0	1
			1GB	0	0	0	1	0	1
			2GB	0	0	1	1	0	1




Thermal Sensor








LVDS Enable




0.2A (20mils)




LCD Panel Module



0.3A (20mils)




LCD POWER SWITCH




1.5A (65mils)


CRT



0.01mA (15mils)
2.05mA (20mils)
0.01mA (15mils)




(30mils)




Quanta Computer Inc.
PROJECT : BL6
 LCD/LED Panel/CCD
 Date: Saturday, April 10, 2010 Sheet 23 of 45


MINI Card Slot#1 (WiFi)




MINI Card Slot#2 3G



3G CONN



SIM CARD board to board






Quanta Computer Inc.
 PROJECT : BL6


Size	Document Number	Rev
	MINI CARD(WLAN/3G/SIM Card)	A1A



Date: Saturday, April 10, 2010 Sheet: 24 of 45

Pir / 0/16 20
 1.5V Low Power =>A1004 51 03
 3.3V Low Power =>AL004951004




ESATA CONN







SATA HDD




EMI






AUDIO JACKS


Earphone




External MIC







Internal Speaker




MDC




0.163A(20mils)



G
1
0G
/A
1:
0A
R
J
4
5
0R
:
8
A1
R
81
1-
5A
2L
-1
AA
L-
1R
A
-
=
R
A
=
L
0
A0
L8
01
05
81
10
50
21
0
0
4




XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal



B2A (Please refer to Realtek Application Notes for more detail description)

MODE_SEL	R678	C851	Power mode
RTS 5159	0-ohm	NC	USB Auto De-link mode:





for 14"/15" option

For Intel


For AMD

SMBUS Table

SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	AMD SMBus	98H
	EC EEPROM	A0H
3	VGA Board Thermal Sensor	98H



SM BUS PU




I/O Base Address

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh




Disabled (1) if using FW/H device on LPC. Enabled (0) if using SPI flash for both system BIOS and EC firmware

ID




SPI FLASH

For Intel




Intel	512KB	W25X40BVSSIG
AMD	2MB	W25Q16BVSSIG

INTERNAL KEYBOARD STRIP SET








HWPG




Quanta Computer Inc.
PROJECT : BL6

Size Document Number
EC-WPC8763LDG/WPC8769L(O)


Date Saturday, April 10, 2010 Sheet 30 of 45



NUT



HOLE



Quanta Computer Inc.

PROJECT : BL6



Size: Document Number: KB/TP/PB/USB/HOLE Rev: A1A

Date: Saturday, April 10, 2010 Sheet: 31 of 45


LED

BATTERY


AC-IN




POWER



CARDREADER



HDD/ODD




RF LED




ESD Protect

FOR POWER LED




FOR BATTERY LED




FOR HDD/RF LED



FOR CARDREADER LED







Feature Set	SKU Name (S)				
	Q57	H57	H55	P55	P57
BraidWood	Y	Y	N	N	Y


PCH XDP

Note: For ES1/ES2 version all stuff
Production version all No stuff






For RT8210B 0_4 & 10K_4
For ISL6237 ZD5.6V , 100K/F_4 & 200K/F_4




Quanta Computer Inc.
PROJECT : BL6


Size	Document Number	Rev
	System 5V/3V (ISL6237)	1A
Date:	Wednesday, April 07, 2010	Sheet 35 of 45



C3A


Change to Page3








$V_{OUT} = (1 + R1/R2) * 0.75$

F: 270k Hz
(Peak 21.68, AVG 17.073A)

 Quanta Computer Inc. PROJECT : BL6		Size	Document Number	Rev
			+VTT (UP6111A)	1A
Date:	Wednesday, April 07, 2010	Sheet	37	of 45



 Quanta Computer Inc. PROJECT : BL6		Size	Document Number	Rev	
			+1.8V (RT8253)	1A	
Date:	Wednesday, April 07, 2010	Sheet	38	of	45



Close to Phase 1 Inductor

- (5) H_VID0 → H_VID0 31 VID0
- (5) H_VID1 → H_VID1 32 VID1
- (5) H_VID2 → H_VID2 33 VID2
- (5) H_VID3 → H_VID3 34 VID3
- (5) H_VID4 → H_VID4 35 VID4
- (5) H_VID5 → H_VID5 36 VID5
- (5) H_VID6 → H_VID6 37 VID6

VR_ON → VR_ON 38 VR_ON

(5) ICH_DPRSTP# → DPRSLPVR 39 DPRSLPVR

FB → FB 8 FB

FB2 → FB2 9 FB2

COMP → COMP 7 COMP

VW → VW 6 VW

VSEN → VSEN 12 VSEN

RTN → RTN 13 RTN

ISUM+ → ISUM+ 14 ISUM+

ISUM- → ISUM- 15 ISUM-

+VCC_CORE → +VCC_CORE 1 +VCC_CORE

(5) VCCSENSE → PR15 0.4

(5) VSSSENSE → PR23 0.4

Parallel

PR142 10.4

PC24 1000P/50V_4X

PR143 10.4

PC21 330P/50V_4X

PC121 330P/50V_4X

PC122 330P/50V_4X

PC123 330P/50V_4X

PC124 330P/50V_4X

PC125 330P/50V_4X

PC126 330P/50V_4X

Close to Pin 14,15

PR17 82.5K_4

PC124 0.01U/25V_4X

PC27 2700P/50V_4X

PC125 0.01U/25V_4X

PC126 0.1U/25V_4X

PC28 0.1U/25V_4X

PC29 0.033U/16V_4X

PC30 0.033U/16V_4X

PC31 100F_4

PC32 10.2K_F_4

PC33 10.2K_F_4

VSUM+

PR177 82.5K_4

PR178 82.5K_4

PR179 82.5K_4

PR180 2.61K_F_4

PR181 10K_6_NTC

PR182 10K_6_NTC

PR183 10K_6_NTC

PR184 10K_6_NTC

PR185 10K_6_NTC

PR186 10K_6_NTC

PR187 10K_6_NTC

VSUM-

PR188 10K_F_4

PR189 10K_F_4

PR190 10K_F_4

PR191 10K_F_4

PR192 10K_F_4

PR193 10K_F_4

PR194 10K_F_4

PR195 10K_F_4

PR196 10K_F_4


PR197 10K_F_4

PR198 10K_F_4


Close to Phase 1 Inductor

Quanta Computer Inc.
PROJECT : BL6

Size: CPU1 Document Number: CPU Core (ISL62882) Rev: 1A
 Date: Wednesday, April 07, 2010 Sheet: 39 of 45



OCP: 30A
 (Peak 28A, AVG 23.1A)
 F: 297K Hz




B2A

GFX_CORE_CNTRL1	GFX_CORE_CNTRLO	Madison/Park	Madison/Park Resistor	M92	M92 Resistor	M96	M96 Resistor
LOW	LOW	0.9V	R1=39.2K	CS33922FB15	0.9V	R1=39.2K	CS33922FB15
LOW	HIGH	0.95V	R2=60.4K	CS36042FB10	0.95V	R2=60.4K	CS36042FB10
HIGH	LOW	1.12V	R3=309K	CS43092FB16	1.1V	R3=270K	CS42702FB10
HIGH	HIGH	NA	R4=88.7K	CS38872FB18	1.2V	R4=93.1K	CS39312FB15


B2A

	Madison, Park	M92, M96
PR163 = R1	25.5K/F_4 CS32552FB11	38.3K/F_4 CS33832PB08
PR166 = R2	100K/F_4 CS41002FB28	100K/F_4 CS41002FB28


VO = (0.8 * (R1 + R2) / R2)
 R2 < 120 Kohm



OCP 20A
(Peak 19A, AVG 15.4A)
f : 300k Hz



Power Tree Table



Power Distribution List

Power	Distribution