


14" BY7 Brazos 2.0 Block Diagram

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : SVCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT



POWER SYSTEM

ISL88731CHRTZ-T	P36
RT8223P	P37
TPS51216RUKR	P38
TPS51211DSCR	P39
TPS51211DSCR	P40
TPS51211DSCR	P40
OZ8380ALN	P41
ISL95870AHRUZ	P42

CHARGER

+15V	P37
+3VPCU	
+3V_S5	
+3V	
+3V_GPU	
+5VPCU	
+5V_S5	
+5V	
DISCHARGE	

+SMDDR_VTERM	P38
+SMDDR_VREF	
+1.5VSUS	
+1.5V	
+1.5V_GPU	

+1.0V	P39
+1.0V_GPU	

+1.1V_S5	P40
+1.1V	
+1.8V	
+1.8V_GPU	






CPU_CORE	P41
CPU_VDDNB_CORE	





+VGPU_CORE	P42
------------	-----





PAGE	DESCRIPTION	BOI FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3 - 5	Processor	CPU
6 - 10	FCH	CLG
7	RTC	RTC
11 - 12	DDRIII SO-DIMM	DDR
13 - 20	Thames/Seymour(M2)	VGA
21 - 22	VRAM - DDR3	VGA
23	RESERVE	VGA
24	USB Connector	USB
	USB 3.0 Redriver	U3B
	USB Sleep Charger	SLC
25	HDMI comm part	HDM
	CEC	CEC
26	Atheros LAN	LAN
27	Codec (CX20671-21Z)	ADO
28	MINI Card (Wi-Fi & WIMAX)	MNW
29	Card reader	MMC
30	VGA Connector	VGA
	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
31	HDD	HDD
	ODD	ODD
32	Thermal	THC
	FAN	THC
33	KeyBoard	KBC
	TP&FP board	TPD,FPD
	Power SW	PSW
34	EC NPCE885LA0DX	KBC
35	LED	LED
36	CHARGER-ISL88731C	PWM
37	System 3V/5V(TPS51123A)	PWM
38	DDR 1.5V	PWM
39	+1.0V	PWM
40	+1.1V/+1.8V	PWM
41	CPU CORE	PWM
42	GPU	PWM
43	Power Tree	
44	Power Sequence	
45	Change List	



POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAINON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3VPCU	+3.3V	AC/DC Insert enable	S0-S5
+5V	+5V	MAINON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P	S0
+1.8V	+1.8V	MAINON	S0
+1.5VSUS	+1.5V	SUSON	S0-S3
+1.5V	+1.5V	MAINON	S0
+1.1V_S5	+1.1V	+1.1V_DUAL_EN	S0-S5
+1.1V	+1.1V	MAINON	S0
+1V	+1V	MAINON	S0
CPU_CORE	-	VRON	S0
CPU_VDDNB_CORE	-	VRON	S0
+VGPU_CORE		GPU_VRON	S0
+1.8V_GPU	+1.8V	GPU_MAINON	S0
+1V_GPU	+1V	GFXPG_1V_EN	S0
+3V_GPU	+3.3V	GPU_MAINON	S0
+1.5V_GPU	+1.5V	GPU_MAINON	S0

ITEM	Value Code	FUNCTIONS
1	CEC@	CEC
2	NMP@	LPC Debug Card
3	512M@	VRAM 512M
4	1GCA@	VRAM 1Gb*4(C-die, A-die)
5	1GEB@	VRAM 1Gb*4(E-die, B-die)
6	2G@	VRAM 2Gb
7	AMD@	AMD VRAM
8	Sam@	Samsung VRAM
9	EV@	DISCRETE
10	IV@	UMA
11	ECRT@	DISCRETE CRT
12	ICRT@	UMA CRT
13	EHM@	DISCRETE HDMI
14	IHM@	UMA HDMI
15	U3@	Internal USB 3.0
16	U2@	USB 2.0 (colay W USB 3.0)
17	ULD@	USB Port (Left Down)
18	ULU@	USB Port (Left Up)
19	ULU2@	USB 2.0 Port (Left Up)
20	ULU3@	USB 3.0 Port (Left Up)
21	UR@	USB Port (Right)
22	UR2@	USB 2.0 Port (Right)
23	UR3@	USB 300 Port (Right)

GND PLANE	PAGE
 8769GND	34
	26
 GND	ALL
 ADOGND	27
 Shield_GND	27







EC will Conflict with FCH, did not mount R315&R318

EC	FCH	Device	I2C_Device(S)
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery
I2Ce_2(M)		EEPROM	APU
I2Ce_3(M)		VGA Thermal	
	I2Cf_3(M)		APU
	I2Cf_1(M)	Lan	Wlan
	I2Cf_0(M)	Dimm	Clk Gen

Note :
PCI_E_RST# asserted during transition to S3/S4/S5
to reset PCIe devices in the APU
A_RST# asserted during transition to S3/S4/S5
to reset all devices in the FCH or connected to it,
except the ACPI logic in the FCH.

For GPU APU_PCIE_RST#

For LPC devices, Card reader

(6,28,29,34) PLTRST#

(3) UMI_RXP0 UMI_RXP1 UMI_RXP2 UMI_RXP3 UMI_RXN0 UMI_RXN1 UMI_RXN2 UMI_RXN3 UMI_TXP0 UMI_TXP1 UMI_TXP2 UMI_TXP3 UMI_TXN0 UMI_TXN1 UMI_TXN2 UMI_TXN3

(28) PCIe_TXP_WLAN PCIe_TXN_WLAN (26) PCIe_TXP_LAN PCIe_TXN_LAN (26) PCIe_RXP_WLAN PCIe_RXN_WLAN (26) PCIe_RXP_LAN PCIe_RXN_LAN

(4) CLK_DP_NSSCP (4) CLK_DP_NSSCN

(4) CLK_APU_HCLKP (4) CLK_APU_HCLKN

(13) CLK_PCIE_VGAP (13) CLK_PCIE_VGAN

(26) CLK_PCIE_WLANP (26) CLK_PCIE_WLANN

(26) CLK_PCIE_LANP (26) CLK_PCIE_LANN

(28) CLK_48M_CARD

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2

SS_CORE_EN RTCLK INTRUDER_ALERT# VDDBT_RTC_0

32K_X1 32K_X2








Table with 5 columns: Net, GPIO, I/O, Power Well, DOS. It lists various GPIO pins and their configurations.

Quanta Computer Inc. PROJECT : BY7. Document Number: FCH 2/5(ACP/PCI/CLK). Date: Monday, December 12, 2011. Sheet 7 of 45. Rev 1A.

SPI Shared Flash



W25Q32BVSSIG:AKE391P0N00
 W25Q16BVSSIG:AKE38FP0N01
 A-stage Socket: DG008000031 91960-0084L



PLACE SATA CAL RES VERY CLOSE TO BALL OF HUDSON-M2/M3

BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11
UMA SKU	H	L									
VGA SKU											
ULU3			H	L							
ULU2											
UR3				H	L						
UR2											
W/O LAN					H	L					
W LAN							H	L			
W/O S&C									H	L	
W S&C											H
W/O BT										H	L
W BT											
W/O CEC									H	L	
W CEC											
W/O HDMI										H	L
W HDMI											
W/O CRT											H
W CRT											
Metal/ZMR											H
TEXTURE											
Seymour											H
Thames											



(6) BOARD_ID8
 (6) BOARD_ID9
 (6,3) BOARD_ID10

Quanta Computer Inc.
 PROJECT :BY7
 Size Document Number FCH 3/5(SATA/VGA/GND/SPI) Rev 1A
 Date Monday, December 12, 2011 Sheet 8 of 45

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




Table listing pin connections for HUDSON-M3, including VSS pins (VSS_1 to VSS_128), VDD pins (VDD_1 to VDD_100), and other signals like VDDIO, VDDIO_GBE, VDDIO_SATA, VDDIO_USB, VDDIO_SS, VDDIO_HWM, VDDIO_AZ, VDDIO_VCC_FCH, VDDIO_CKVD, VDDIO_PCIE_VDD, VDDIO_AVDD_SATA, VDDIO_VDDXL, VDDIO_VDDCR, VDDIO_VDDPL, VDDIO_VDDAN, VDDIO_VDDAN_1 to VDDIO_VDDAN_100.

Note: VDDPL_33_SSUSB_S: If USB3 S5 Wake is supported, tie to +3.3V_S5 rail. If USB3 is not used, tie to GND. VDDPL_33_USB_S: If S5 Wake is supported, tie to +3.3V_S5 rail.


Note: VDDAN_33_USB_S: If S5 Wake is supported, tie to +3.3V_S5 rail. VDDCR_11_VDDAN_11_USB_S: If S5 Wake is supported, tie to +1.1V_S5 rail. VDDCR_11_SSUSB_S_VDDAN_11_SSUSB_S: If USB3 S5 Wake is supported, tie to +1.1V_S5 rail. If USB3 is not used, tie to GND.

Note: VDDXL_33_S: If USB3 S5 Wake is supported, tie to +3.3V_S5 rail. If USB3 is not used, tie to GND. VDDPL_11_SYS_S: If USB3 S5 Wake is supported, tie to +1.1V_S5 rail. If USB3 is not used, tie to GND. VDDIO_AZ_S: Wake on Ring supported: Tie to +3.3/1.5V_S5. Wake on Ring not supported: Tie to +3.3/1.5V_S0.



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




EC_PWM2 ->
 SPI ROM: 2.2-KΩ 5t pull-down
 LPC ROM: Pull-up to 3.3V_S5.
 External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

Remove PCI_CLK2 function


REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


Quanta Computer Inc.
 PROJECT :BY7

Size	Document Number	Rev
	FCH 5/5(STRAP & PWRGD)	1A
Date	Monday, December 12, 2011	Sheet 10 of 46



<Layout Note>
Close to CPU




TERMINATOR DECOUPLING CAPACITOR



9.12A(VCC plane from source)







Thames and Seymour Power-on sequence

- 1 => +1V_GPU
- 2 => +3V_GPU
- 3 => +VGPU_CORE,+1.5V_GPU
- 4 => +1.8V_GPU

PEG

- Intel platform: Lane0 ~ Lane15
- Brazos platform: Lane12 ~ Lane15
- Comal and Sabine platform: Lane8 ~ Lane15

 Quanta Computer Inc. PROJECT : BY7		Size	Document Number	Rev	
			Thames_M2/ PEG*16	1A	
Date:	Monday, December 12, 2011	Sheet	13	of	45



1.8V GPIO

<Layout Note>
Grounded right away,
MUST NOT be connected to AVSSQ


<Layout Note>
close to chip

Quanta Computer Inc.
PROJECT : BY7


Rev 1A

02_Thames_M2/ GPIO_DP_CRT_I2C

Date: Monday, December 12, 2011 Sheet 14 of 45




DPE/DPF/LVDS



Quanta Computer Inc.
PROJECT : BY7

Size	Document Number	Rev 1A
Thames M2/ XTAL_LVDS		
Date:	Monday, December 12, 2011	Sheet 15 of 45

<VGA>



DDR3 Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	1
	K4W2G1646C-HC11 (128M*16,C-die)	AKD5MGWT500 * 4	1GB	0	1	0	1
	K4W2G1646E-HC11 (128M*16,E-die)	AKD5MGWT500 * 4	1GB	1	0	0	1
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 8	2GB	1	1	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZW700 * 4	512MB	0	0	1	0
	23EY4187MA11 (128M*16,A-die)	AKD5DZW700 * 4	1GB	0	1	1	0
	23EY4187MB11 (128M*16,B-die)	TBD * 4	1GB	1	0	1	0
	23EY4187MA11 (128M*16)	AKD5DZW700 * 8	2GB	1	1	1	0

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3:1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select # GPIO22 = 0, defines memory aperture size # GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV12 (Chingis) 101 - 1Mbit Pm25LV10 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[6]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

System Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1

EEPROM




Quanta Computer Inc. PROJECT : BY7			Rev
			1A
Size	Document Number	Thames_M2/ MainPower	
Date: Monday, December 12, 2011	Sheet	17	of 45


<VGA>

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10


DP/TMDS/LVDS Transmitter Power
0.935V@222mA per port





Quanta Computer Inc.
PROJECT : BY7


Size	Document Number	Rev
	Thames_M2/ DP_Powers	1A
Date:	Monday, December 12, 2011	Sheet 18 of 45




- (21) VMA_DQ[63..0] → VMA_DQ[63..0]
- (21) VMA_DM[7..0] → VMA_DM[7..0]
- (21) VMA_RDQS[7..0] → VMA_RDQS[7..0]
- (21) VMA_WDQS[7..0] → VMA_WDQS[7..0]

- (21) VMA_MA[14..0] → VMA_MA[14..0]
- (21) VMA_BA0 → VMA_BA0
- (21) VMA_BA1 → VMA_BA1
- (21) VMA_BA2 → VMA_BA2

Place MVREF dividers and Caps close to ASIC






Ball Name	Thames	Seymour
MEM_CALRN0	243R	X
MEM_CALRN1	X	243R
MEM_CALRN2	243R	X
MEM_CALRP0	243R	X
MEM_CALRP1	X	243R
MEM_CALRP2	243R	X









- (22) VMB_DQ[63..0] → VMB_DQ[63..0]
- (22) VMB_DM[7..0] → VMB_DM[7..0]
- (22) VMB_RDQS[7..0] → VMB_RDQS[7..0]
- (22) VMB_WDQS[7..0] → VMB_WDQS[7..0]
- (22) VMB_MA[14..0] → VMB_MA[14..0]
- (22) VMB_BA0 → VMB_BA0
- (22) VMB_BA1 → VMB_BA1
- (22) VMB_BA2 → VMB_BA2

Place MVREF dividers and Caps close to ASIC






Place all these components very close to GPU (within 25mm) and keep all components close to each other
 * This basic topology should be used for DRAM_RAT for DDR3/GDDR5
 These Capacitors and Resistor values are an example only
 The series R and || cap values will depend on the DRAM loads and will have to be calculated for different Memory, DRAM loads and board to pass Reset Signal Spec


CHANNEL A: 512MB DDR3 (64M*16*4pcs) <VGA>




CHANNEL B: 512MB DDR3 (64M*16*4pcs) <VGA>




Non-BACO design
(Brazos doesn't support Muxless Switch-able Graphics)

		Quanta Computer Inc.
		PROJECT : BY7
Size	Document Number	Rev
	Thames_M2/ Baco	1A
Date:	Monday, December 12, 2011	Sheet 23 of 45




HDMI




-Layout Note- close to connector




<Layout Note> close to connector










-Layout Note- close to connector




HDMI HPD SENSE









HP <ADO> <EMC>




External MIC <ADO> <EMC>






Internal Speaker <ADO> <EMC>



Before RAMP must to remove debug card component




SMBus



2 IN 1 CARD READER (Type: MMC/SD)

Card Reader (AU6437B53-GDL-GR)

<MMC>





Clock input selection
 1 : 48MHz input (default)
 0 : 12MHz input

NBMD Power saving mode enable
 1 : enable (default)
 0 : disable

CTRL0 trace surround with GND

	SD	XD	MS
CTRL0	SDCLK	XDALE	MSBS
CTRL1	SDWP	XDCLE	MSCLK
CTRL2	SDCMD	XDRBD	
CTRL3	SDCDN	XDWRN	
CTRL4		XDRDN	MSINS


SD write protect enable
 1 : decided by SDWP(default)
 0 : SD always write-able




Quanta Computer Inc.
 PROJECT : BY7

Size	Document Number	Rev
	CARD READER	1A
Date	Monday, December 12, 2011	Sheet 29 of 45


SATA ODD [ODD]




ODD Zero power [OZP]



SATA HDD [HDD]





Thermal Sensor <THC>



Thermal	dGPU Int Thermal
EC(M) 3ND_SMB	
EC(M) 3ND_SMB	dGPU int SMBUS
dGPU(M) SMB	dGPU int SMBUS

FAN Control <THC>





Quanta Computer Inc.
PROJECT : BY7

Size	Document Number	Rev
	THERMAL	1A
Date: Monday, December 12, 2011		Sheet 32 of 45

KEY BOARD Connector <KBC> <EMI>

TOUCH PAD BOARD <TPD> <EMI>

INT Keyboard



ID_Detect	default
Metal/IMR	H
TEXTURE	L

Power Board (UIF) <PSW>



TP board <TPD>



PU to +3V in FCH (6.11.12) SMB_RUN_DAT
 PU to +3V in FCH (6.11.12) SMB_RUN_CLK



EMI PAD <EMI>

HOLE <OTH>



Quanta Computer Inc.
PROJECT : BY7


Size	Document Number	Rev
	KBC/TP/FP CONN.	1A
Date:	Monday, December 12, 2011	Sheet 33 of 45




SM BUS PU <KBC>

SMBUS Table


SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	3D Sensor	32H
	EC EEPROM	A0H
3	VGA Board Thermal Sensor	98H
	Touch Sensor	58H
	HDMI CEC	34H
	Light Sensor	52H




Strap <KBC>




ID EEPROM <KBC>




SPI FLASH <KBC>




INTERNAL KEYBOARD STRIP SET <KBC>




LED PU/PD <LED>




HWPG circuit <KBC>




TP interface PU <KBC>



Power Button <KBC>




SKU strap pin <KBC>




SKU_STRAP_1 (GPIO56)	SKU_STRAP_2 (GPIO2)	SKU_STRAP_3 (GPIO41)	SKU
0	0	0	Brazos UMA
0	0	1	Brazos DIS
0	1	0	COMAL UMA
0	1	1	COMAL DIS
1	0	0	Deccan UMA
1	0	1	Deccan DIS

LED <LED>


BATTERY




RF LED <LED>




POWER <LED>



ESD Protect <ESD>



LED P/N	Behavior	res
BEWY0007ZA0 (White/Amber)	power on: White LED bright sleep: Amber LED blink	R395: stuff 1.5K R396: stuff 1.2K
BEWH0051Z00 (White)	power on: White LED bright sleep: White LED blink	R395: unstuff R396: stuff 1.5K



(Peak 9.212A, AVG 6.499A)
OCP: 11.5A

(Peak 0mA)
(Peak 35mA)


(Peak 3.418A, AVG 2.392A)
OCP: 5A

(Peak 4.7683A, AVG 3.338A)

(Peak 0.06A)


(Peak 1.237A, AVG 0.866A)

Be careful to this two net name.







Quanta Computer Inc.
PROJECT : BY7


Size	Document Number	Rev
	DDR	1A
Date: Monday, December 12, 2011		Sheet 38 of 45




$$V_{out} = 0.704V * (R1 + R2) / R2$$










OCP : 25A
 (Peak 21.6A ,AVG 15.12)
 Total capacitor : 660 uF
 ESR : 4.5mΩ
 f : 300K Hz

Seymour

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.9V
1	0	1.0V
0	1	1.05V
0	0	1.15V

Seymour


R1	60.4K/F_4
R2	31.6K/F_4
R3	590K/F_4
R4	294K/F_4
R5/R6	3.65K/F_4
R7/R8	4.3K/F_4




Quanta Computer Inc.
 PROJECT : BY7

Site	Document Number	Rev
	GPU	1A
Date: Monday, December 12, 2011	Sheet 42 of 45	

Power Tree Table



BY7 Power On Sequence: S5 > S0



APU GROUP A power

APU GROUP B power

APU Power on sequence required:

Llano APU:
 1.Group A (+1.5V_SUS, +2.5V_VDDA) ramp before Group B
 (+VDD_CORE, +VDDNB_CORE, +1.2V_VDDPR)

HUDSON-M2/M3:

1.+3V_S5 ramp before +1.1V_DUAL
 2.+3V ramp before +1.1V
 3.+3V_RTC must ramp at least 5 secs before the +3V_S5

Seymour XT S3 package Power-on sequence

All power rails reach nominal within 20ms

- 1 => +3V_GPU
- 2 => +VGPU_CORE/+1V_GPU
- 3 => +VGPU_CORE PWRGD to enable +1.5V_GPU
- 4 => +1V_GPU PWRGD to enable +1.8V_GPU

NOTE

- 1.+3V to turn on +3V_GPU
- 2.+3V_GPU ready to enable +VGPU_CORE/+1V_GPU
 (+1V_GPU will ramp up before +VGPU_CORE)
- 3.+VGPU_CORE PWRGD to enable +1.5V_GPU
- 3.+1V_GPU PWRGD to enable +1.8V_GPU

TRAVIS_L ANX3110 power on sequence

- 1.+3V must lead +1.2V_TRAVIS

- 2.+1.2V_TRAVIS must lead TRAVIS_RST#

NOTE: FCH must output PCIE_RST#_TRAVIS or
 APU_PCIE_RST# after +1.2V_TRAVIS ready

Model		REV	CHANGE LIST				MODEL BY7	
							PAGE	FROM
BY7 MB	A1A						1	A1A
							2	A1A
							3	A1A
							4	A1A
							5	A1A
							6	A1A
							7	A1A
							8	A1A
							9	A1A
							10	A1A
							11	A1A
							12	A1A
							13	A1A
							14	A1A
							15	A1A
							16	A1A
							17	A1A
							18	A1A
							19	A1A
							20	A1A
							21	A1A
							22	A1A
							23	A1A
							24	A1A
							25	A1A
							26	A1A
							27	A1A
							28	A1A
							29	A1A
							30	A1A
							31	A1A
							32	A1A
							33	A1A
							34	A1A
							35	A1A
							36	A1A
							37	A1A
							38	A1A
							39	A1A
							40	A1A
							41	A1A
							42	A1A
							43	A1A
							44	A1A
							45	A1A
		DOC NO. 204	PROJECT MODEL :		BY7	APPROVED BY:		DATE:
	PART NUMBER:			DRAWING BY:		REVISION: A1A		

ERROR: syntaxerror
OFFENDING COMMAND: --nostringval--

STACK:

/Title

()

/Subject

(D:20111212172622+08'00')

/ModDate

()

/Keywords

(PDFCreator Version 0.9.5)

/Creator

(D:20111212172622+08'00')

/CreationDate

(97070104)

/Author

-mark-