

ZQ2 SYSTEM DIAGRAM




PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT

- IV@ -----> iGPU
- SW@ -----> dGPU
- SP@ -----> option notice
- SIDB@ -----> sideport


- sideport-L75, L76, R583, R392, C832, R455, R550, R502
- NB A11-R105, R108
- SB A12-R267, R271
- JV/JM-CN16, R450, R456
- EC-D8, D27
- UMA-R461
- VRAM-R358, R359, R360, R363, R365, R72

- AMD CPU CORE (ISL6265) PAGE 36 CPU
- NB_CORE (UP6111AQDD) PAGE 38 NB
- +VGPU_CORE (MAX8792ETD) PAGE 40
- +1V/+1.5_GPU/+1.8_GPU PAGE 41
- 0.9V/DDR 1.5V(RT8207) PAGE 39
- SYSTEM 5V/3V (RT8206) PAGE 35
- 1.1V(UP6111AQDD) PAGE 37
- Discharge /Thermal protec PAGE 42








PROJECT : ZQ2		
Quanta Computer Inc.		
Doc No	Document Number	Rev
	Block Diagram	1A
Date	Wednesday, May 27, 2009	1 Sheet 1 of 46

Processor Memory Interface




31,36 CPU_VDDNB_CORE
2,5,9,15,19,23,24,26,28,33,35,42 +3V


U24E		U24F	
AA4	VSS1	VSS66	J8
AA11	VSS2	VSS67	J9
AA13	VSS3	VSS68	J10
AA15	VSS4	VSS69	J11
AA17	VSS5	VSS70	J12
AA19	VSS6	VSS71	J13
AB2	VSS7	VSS72	J14
AB7	VSS8	VSS73	J15
AB8	VSS9	VSS74	J16
AB23	VSS10	VSS75	J17
AB25	VSS11	VSS76	J18
AC11	VSS12	VSS77	J19
AC13	VSS13	VSS78	J20
AC17	VSS14	VSS79	J21
AC19	VSS15	VSS80	J22
AC21	VSS16	VSS81	J23
AD6	VSS17	VSS82	J24
AD8	VSS18	VSS83	J25
AD25	VSS19	VSS84	J26
AE11	VSS20	VSS85	J27
AE15	VSS21	VSS86	J28
AE17	VSS22	VSS87	J29
AE23	VSS23	VSS88	J30
AE26	VSS24	VSS89	J31
BA	VSS25	VSS90	J32
BA4	VSS26	VSS91	J33
BB	VSS27	VSS92	J34
BB4	VSS28	VSS93	J35
BB8	VSS29	VSS94	J36
BB9	VSS30	VSS95	J37
BB11	VSS31	VSS96	J38
BB13	VSS32	VSS97	J39
BB15	VSS33	VSS98	J40
BB19	VSS34	VSS99	J41
BB21	VSS35	VSS100	J42
BB23	VSS36	VSS101	J43
BB25	VSS37	VSS102	J44
BB29	VSS38	VSS103	J45
BB33	VSS39	VSS104	J46
BB39	VSS40	VSS105	J47
BB41	VSS41	VSS106	J48
BB43	VSS42	VSS107	J49
BB45	VSS43	VSS108	J50
BB47	VSS44	VSS109	J51
BB49	VSS45	VSS110	J52
BB53	VSS46	VSS111	J53
BB57	VSS47	VSS112	J54
BB59	VSS48	VSS113	J55
BB63	VSS49	VSS114	J56
BB65	VSS50	VSS115	J57
BB67	VSS51	VSS116	J58
BB69	VSS52	VSS117	J59
BB71	VSS53	VSS118	J60
BB73	VSS54	VSS119	J61
BB75	VSS55	VSS120	J62
BB77	VSS56	VSS121	J63
BB79	VSS57	VSS122	J64
BB81	VSS58	VSS123	J65
BB83	VSS59	VSS124	J66
BB85	VSS60	VSS125	J67
BB87	VSS61	VSS126	J68
BB89	VSS62	VSS127	J69
BB91	VSS63	VSS128	J70
BB93	VSS64	VSS129	J71
BB95	VSS65	VSS130	J72




PROCESSOR POWER AND GROUND




		PROJECT : ZQ2 Quanta Computer Inc.	
Size	Document Number	Rev	
	S1G4 PWR & GND 33	1A	
Date:	Wednesday, May 27, 2009	Sheet	4 of 46



Place these Caps near So-Dimm H=8.



Place these Caps near So-Dimm H=4.




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SODIMMS TERMINATIONS	1A
Date:	Wednesday, May 27, 2009	Sheet 6 of 46

J228

PART 2 OF 6



Close to North Bridge

HDMI

GPU

To LAN


TO WLAN - 2

SB

RS880/RX881


RS880 Display Port Support (muxed on GFX)

DPO	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DPI	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-PCIE IF 2/4	1A
Date:	Wednesday, May 27, 2009	Sheet 8 of 46



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	RS880M-POWER4/4	1A
Date:	Wednesday, May 27, 2009	Sheet 10 of 46




http://hobi-elektronika.net

PROJECT : ZQ2
Quanta Computer Inc.



Size	Document Number	Rev
	SB820-PCIE/PC/CPU/LPC 1/4	1A
Date:	Wednesday, May 27, 2009	Sheet 11 of 46

SATA PORT 0,1,2,3
can support AHCI
mode


Check list





IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY



PLACE SATA CAL
RES VERY CLOSE
TO BALL OF SB820





Signal Name	Explanation
SATA_CALRP	SB800 A11: 800-? 1% resistor to GND.
SATA_CALRN	SB800 A12: TBD-? 1% resistor to GND. (1K ohm)
SATA_CALRN	SB800 A11: 931-? 1% resistor to VDDAN_11_SATA.



DDR3 Sideport Memory Device


Vendor	Vendor P/N	STN B/S P/N	BOARD_ID2 GPIO12	SIDE_PORT_ID1 GPIO178	SIDE_PORT_ID0 GPIO177
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	0 (W/Sideport)	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	1 (W/Sideport)	0	1
ATI	23EY2387MA12-SZ	AKD5LGGT700 (64M*16)	1 (W/Sideport)	1	0



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-SATA/IDE/SPI 3/4	1A
Date:	Wednesday, May 27, 2009	Sheet 13 of 46

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-PWR/DECOUPLING 44	1A
Date:	Wednesday, May 27, 2009	Sheet 14 of 46



SB820M is supported Gen1 mode only. For internal clock GEN.




D02	PULL HIGH	AZ_SDOOUT <i>This is required as the low power mode is not supported on the SB8xx</i>	PCI_CLK1 ALLOW PCIe Gen2	PCI_CLK2 Watchdog Timer Enable	PCI_CLK3 USE DEBUG STRAPS	PCI_CLK4 non_Fusion CLOCK MODE DEFAULT	LPC_CLK0 EC ENABLED	LPC_CLK1 CLKGEN ENABLED	GPIO200 H, H=Reserved H, L=SPI ROM	GPIO199
	PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIe Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L, H=LPC ROM L, L=FWH ROM	


internal have pull H4 10K

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
Date: Wednesday, May 27, 2009	SB820-STRAPS	1A
Sheet 15	of 46	



17 GPIO24_TRSTB R82 SW@10K 4
 17 GPIO27_TMS R84 SW@10K 4
 17 GPIO26_TCK R71 SW@0.4 CLK_14M_VGA 11
 18 TESTEN R43 SW@10K 4

JTAG SIGNAL STUFF OPTION FOR OPTION2

SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
TESTEN	"1" (PU)	"1" (PU)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)

+1.0V
 For Madison and Park PCIe_VDDC is 1.0V

PROJECT : ZQ2
 Quanta Computer Inc.

Size	Document Number	Rev
	MadisonPark-PCIE 1/6	1A
Date:	Wednesday, May 27, 2009	Sheet 16 of 46

GPU Power-on sequence

- 1 => +3V_D
- 2 => +VGPU_CORE
- 3 => +1V
- 4 => +1.5V_GPU
- 5 => +1.8V_GPU
- 6 => dGPU_PWROK


1.8V GPIO

3.3V GPIO

+1.8V(75mA)


+1.0V(125mA)

+1.8V(5mA)




PROJECT : ZQ2
Quanta Computer Inc.

Doc#	Document Number	Rev
	MadisonPark-HOST Z26	1A
Date	Wednesday, May 27, 2009	Sheet 17 of 26



			PROJECT : ZQ2	
			Quanta Computer Inc.	
Size	Document Number	Rev		
	MadisonPark (DP_PWR/GND)5/6	1A		
Date:	Wednesday, May 27, 2009	Sheet	20	of 46

PIN STRAPS




Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB


ROM Table		
EXT_HS_SYNC	EXT_VS_SYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMDFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX_M2SP10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIe DEVICE AS 2.5GTS CAPABLE 1 = PCIe DEVICE AS 5GTS CAPABLE	0	
GPIO_8_ROMSD0 HS_SYNC GPIO_21_BB_EN	GPIO8 HS_SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[3] 00: NO AUDIO FUNCTION 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMS1	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM



Thermal Sensor



Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000


Address ID: 98H

DDR3 Memory Aperture size

DDR3 Memory Aperture size

Vendor	Vendor P/N	STN B/S P/N	GPU	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	Park	1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	Madison	1	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	Park	1	1	1
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	Madison	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2Gb	0	0	1
AMD	23EY2387MA12-SZ	AKD5LGGT700	Park	0	1	1
	23EY2387MA12-SZ	AKD5LGGT700	Madison	1	0	1

D09




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Medison/Park Strip/Thermal 6/6	1A
Date:	Wednesday, May 27, 2009	Sheet 21 of 46


(HDM)

Close to HDMI Connector




USE RS880M to display the HDMI
 Stuff 715 ohm P/N--> CS17152FB17

HDMI HPD SENSE




EMI reserve for HDMI(HDM)

Close connector




ESD Protect

close to HDMI connector




HDMI PORT




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI	1A
Date: Wednesday, May 27, 2009	Sheet	24 of 46

SATA HDD(HDD)



SATA ODD (ODD)




JV-12.7mm (H=5.5mm) - ZQ2

Main	DFHS13FR017	
Second	DFHS13FR006,	DFHS13FR005

JM-9.5mm (H=2.4mm) - ZQ2B

Main	DFHS13FR078,	DFHS13FR077
Second	DFHS13FR075	


ODD POWER(ODD)




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
Date: Wednesday, May 27, 2009	SATA-HDD/ODD/HOLE	1A
Sheet	27 of	46

Codec(ADO)





LINE-OUT/SPDIFO(AMP)






4 IN 1 CARD READER (MMC)

Main	??
Second	??



Close to CN10 pin 14 & pin23
4.7u CAP close to pin23



B04
 Clock input selection
 '1' for 48MHz input [Default]
 '0' for 12MHz input

B04
 11.26 PCIE_RST#

crystal trace width needs at least 10 mils.
 pin13 output 20mils
 CAP close PIN11,12
 pin14 output 15mils




CTRL0, CTRL1 trace length shorter, and surround with GND.

SD write protect
 1:decided by SDWP[default]
 0:letting SD always write-able


PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	AU6437 CardReader	1A
Date:	Wednesday, May 27, 2009	Sheet 29 of 46


USB PORT(USB/MB)





POWER BOARD CONN(UIF)



BLUETOOTH CONN(BTM)




LED BOARD CONNECTOR(UIF)




			PROJECT : ZQ2	
			Quanta Computer Inc.	
Size	Document Number	Rev		
	USB/BT/TP	1A		
Date:	Wednesday, May 27, 2009	Sheet	30	of 46

EE RETURN-PATH CAPACITORS(EMC)


For fix HyperTransport nets across plane splits



LED(UIF)




HOLE(OTH)



PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number	Rev
	POWER/USB/BT/TP/MDC	1A
Date:	Wednesday, May 27, 2009	Sheet 31 of 46

K/B(KBC)




EC-C
Del CAP

TOUCHPAD BOARD CONN(TPD)





CPU FAN(THM)



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FANEE RETURN CAP	1A
Date:	Wednesday, May 27, 2009	Sheet 32 of 46






OCP: 10A
6.15A
 +5VPCU

OCP: 10A
L(ripple current)
 $= (19-5) * 5 / (2.2 * 0.4M * 19) = -4.18A$
 $I_{ocp} = 10 - (4.18 / 2) = 7.91A$
 $V_{th} = 7.91A * 14.2m\Omega = 112.322mV$
 $R(11m) = (112.322mV * 10) / 5\mu A = -220K$

OCP: 8A
L(ripple current)
 $= (19-3.3) * 3.3 / (2.2 * 0.5M * 19) = -2.48A$
 $I_{ocp} = 8 - (2.48 / 2) = 6.67A$
 $V_{th} = 6.67A * 15m\Omega = 94.714mV$
 $R(11m) = (94.714mV * 10) / 5\mu A = -191K$




+5V_S5
 3-4A

+5V
 3.2-4.3A

+3V
 3.2A


+3V_S5
 1.3A

			PROJECT : ZQ2 Quanta Computer Inc.	
			Document Number SYSTEM 5V/3V (RT8206)	Rev 1A
Date: Wednesday, May 27, 2009	Sheet 35 of 46			



$TON = 3.85p * RTON * Vout / (Vin - 0.5)$
 $Frequency = Vout / (Vin * TON)$
 $TON = 3.85p * 1M * 1 / (Vin - 0.5)$
 $Frequency = 1 / (0.0036767) = 272K$

AO4710 $R_{dson} = 11.7 - 14.2m\Omega$
 I (ripple current)
 $= (19 - 1.1) * 1.1 / (1u * 272k * 19)$
 $\approx 3.81A$
 $14.2m * 10 = RILIM * 20uA$
 $RILIM = 7.1K \text{ --- } 7.15K$




PROJECT : ZQ2

Quanta Computer Inc.

Size	Document Number	Rev
	VCCP 1.1V(UP6111A)	1A
Date:	Wednesday, May 27, 2009	Sheet 37 of 46

+VGPU_CORE




Frequency(PR220=200K) 300K

AMD Madison VID Table		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V

Park -XT		
GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V


R3	R4	R1	R2	VREF
332K	130K	39.2K	49.9K	2V

R1 change to 39.2K/F_4 (C833922FB15)
 R3 change to 332K/F_4 (C843322FB15)
 R4 change to 130K/F_4 (C841302FB00)




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	GPU CORE(MAX6792)	1A
Date	Wednesday, May 27, 2009 1:58:40 PM	40 of 56




	PROJECT : ZQ2		Rev 1A
	Quanta Computer Inc.		
Size	Document Number	Discharge / Thermal protection	
Date	Wednesday, May 27, 2009	Sheet	42 of 56




Power on Sequence required:

- SB800:**
- +3.3VDUAL ramp before +1.1VDUAL
 - +3.3V ramp before +1.8V
 - +1.8V ramp before +1.1V
 - +3.3V ramp before +1.1V
 - +3.3VALW_R ramping down time > 300us
 - 50uS <= All power rails except +3.3VALW_R <= 40mS
 - 100uS <= +3.3VALW_R <= 40mS
- RS800:**
- 1.0 <= (+3.3V) - (+1.8V) < 2.1
 - +1.8V ramp before +1.1V
 - +1.1V ramp before VCC_NB



		PROJECT : ZQ2		Rev 1A
		Quanta Computer Inc.		
Size	Document Number	Power sequence		Sheet 44 of 58
Date	Wednesday, May 27, 2009			



Power on Sequence required:

SB800:

- 1, +3.3V_S5 ramp before +1.1_S5
- 2, +3.3V ramp before +1.8v
- 3, +1.8V ramp before +1.1v
- 4, +3.3v ramp before +1.1v
- 5, +3.3VALW_R ramping down time > 300us
- 6, 50uS <= All power rails except +3.3VALW_R <= 40mS
- 7, 100uS <= +3.3VALW_R <= 40mS

RS880:

- 1, 0 < (+3.3V) - (+1.8v) < 2.1
- 2, +1.8V ramp before +1.1v
- 3, +1.1V ramp before VCC_NB

POWER RAILS Sequencing

1	S5_ON	13	+1.8V
2	+3.3V_S5	14	HWPg_1.8V
3	+5V_S5	15	+1.5V
4	+1.1V_S5	16	+2.5V
5	HWPg_1.1V	17	HWPg_2.5V
6	DNBSWON#	18	CPU_VDDNB_CORE
7	SUSON	19	+VCC_CORE
8	+1.5V_SUS	20	CPU_VDDR
9	+SMDDR_VTERM	21	CPU_COREPG
10	MAIN_ON	22	+1.1V
11	+5V	23	NB_CORE
12	+3.3V	24	

SB820 Sequencing

1	+3.3V_S5
2	ICH_RSMRST#
3	S0 POWER
4	PCIE_RCLKP/N
5	PCICLK[4:0]
6	SB_PWRGD_IN
7	NB_PWRGD_IN
8	LDT_PG
9	KBRST#
10	A_RST#
11	PCIRST#
12	LDT_RST#

RS880 Sequencing

1	+3.3V
2	NB POWER RAILS
3	ATX PS_PWRGD
4	NB INPUT CLOCKS
5	CPUCLK
6	NB_PWRGD
7	SB_PWRGD
8	LDT_PG/CPU_PWRGD
9	PCIRST#,NB_RST#
10	LDT_RST#
11	
12	

EC Sequencing

1	3VPCU
2	NBSWON#
3	VIN_ON
4	S5_ON
5	ICH_RSMRST#
6	-DNBSWON#
7	SUSB#/SUSC#
8	SUSON/USB_ON#
9	MAIN_ON/HWPg
10	VRON
11	PWROK
12	

	PROJECT : ZQ2		Date: Wednesday, May 27, 2009 Sheet: 45 of 46
	Quanta Computer Inc.		
	Size: Hobi Nuts	Document Number: Rev 1.4	

Model	REV	CHANGE LIST		MODEL	ZQ2		
		FROM	To		FROM	To	
ZQ2 MB	1A	1.A01 del Ext-CLK Gen component			X	1A	
		2.A02 del Power VGPU-IO			X	1A	
		3.A03 page 7,9,10 add side-port			1A	2A	
		4.A04 page9 R123 no stuff ,R129 stuff for A-test boot issue			1A	2A	
		5.A05 page9 U22.D8 change to A_RST#_SB			1A	2A	
		6.A06 page11 move dGPU_PWROK from U29.AA4 to U29.AJ6			1A	2A	
		7.A07 page11 move BOARD_ID[0:5] to U29.AC3			1A	2A	
		8.A08 page12,17 add VGA_REQ# for VGA_CLK request			1A	2A	
		9.A09 page13 move MEM_1V5 to U29.A7			1A	2A	
		10.A10 page13 update Board_ID table			1A	2A	
		11.A11 page13 add sideport table			1A	2A	
		12.A12 page 15 del R471 for just only use int-clkgen			1A	2A	
		13.A13 page 11,16 add CLK_14M_VGA for Park boot			1A	2A	
		14.A14 page 17 modify GPU_VID gpio relation			1A	2A	
		15.A15 page18 modify R86 from 680 to 51			1A	2A	
		16.A16 page19 add +3V_D_EXT for leakage issue			1A	2A	
		17.A17 page20 del don't use port for cost down			1A	2A	
	2A	B01 Page10 modify L77 footprint			1A	2A	
		B02 Page23 modify R54 stuff for Discrete,R50 for UMA			1A	2A	
		B03 Page27 modify ODD power connection			1A	2A	
		B04 Page change 0-ohm R185,R89,R93,R136,R142,R485,R487,R488,R489,R490,R493,R503 to short pad			2A	3A	
		B05 Page12 add CLK request pull up R501,R551			2A	3A	
		B06 Page30 add Q41,Q42,R651,R652,R633 from LED board			2A	3A	
		B07 Page add R659,R660,R661,R662 from power board			2A	3A	
		B08 Page modify R314,R315,R316,R322 follow ZQ1			2A	3A	
		B09 Page add Q40,and RF_LED_EN# with RF_LED# to EC			2A	3A	
		B10 Page change U26,CN10,U12 footprint			2A	3A	
		B11 Page C534 C537 C154 C147 C144 C129 C14 C20 C18 C17 C15 C32 C39 C50 C62 C72 C88 C87 C103 C102 C29 from CC0402-C to CC0402. L8 R48 R41 R30 L1 L14 from RC0402-C to RC0402.			2A	3A	
		B12 Page R377 stuff ,R247 no stuff follow AMD sch.			2A	3A	
		B13 Page change D2,D3,D23,D25,D26,D29 to BAS316			2A	3A	
		B14 Page reserve R152,R423,L4 (USBP2)option for CCD issue			2A	3A	
		B15 Page change U26,CN10,U12 footprint			2A	3A	
		B16 Page13 Change board ID power rail from +3V_S5 to +3V.			2A	3A	
		B17 Page10 W/O Sideport ,R146 no-stuff, C831 connect to GND			2A	3A	
		B18 Page9 no-stuff R108,R105			2A	3A	
		B19 Page28 del D20,D21,D22 &R498 from 10K->1K & add Q43,Q44,Q45			2A	3A	
		3A	C01 Page02 Add H/W shutdown function and add CPU_COREPG shutdown design(add Q43,R152)			2A	3A
			C02 Page23 Option brightness switch control just only by NB R50			2A	3A
			C03 Page40 Change PG_GPUIO_EN pull high power rail from +3V to +3V_D_EXT. For Park GPU SG mode hang up issue.			2A	3A
			C04 Page42 Change PR60 from 10k to 0ohm.			2A	3A
			C05 Page30 chang LED R R660,R661,R662,R663,R314,R316,R321			2A	3A
			C06 PageX change R 0ohm to short pad			2A	3A
			C07 PageX audio for codec suggestion			2A	3A
			C08 PageX X.			2A	3A
			C09 PageX X			2A	3A
	C10 PageX X.			2A	3A		
	C11 PageX X.			2A	3A		
	C12 PageX X.			2A	3A		
	4A	D01 Page03 Change CPU VDDR_SENSE pull high power rail to CPU_VDDR and remove trace connect to controller IC.			3A	3B	
		D02 Page15 Modify text note.			3A	3B	
		D03 Page12 Change "GBE_COL", "GBE_CRS", "GBE_RXERR" to GND follow SCL V1.04 version.			3A	3B	
		D04 Page14 Change USB PLL power rail source to separate VDDPL_33_USB_S follow SCL V1.04 version.			3A	3B	
		D05 Page04 R409 no stuff, R413 stuff			3A	3B	
		D06 Page09 del PD5, PR124-390k for panasonic battery low power protect issue.			3A	3B	
		D07 Page36 PR229 no stuff			3A	3B	
		D08 Page23 C212,C213,C214,C220,C221,C222 from 33p to 10p			3A	3B	
		D09 Page21 modify DDR3 Memory table			3A	3B	
		D10 Page28 R568 stuff and R498 no stuff for Audio issue			3A	3B	
		D11 Page2/4 Q3 pin 3 change to PM_THERM#,Q3 pin 8 add PM_THERM#			3A	3B	
		D12 Page23 reserve C541 for monitor test issue			3A	3B	
		3C				3A	3B
				3A	3B		
				3A	3B		
				3A	3B		
				3A	3B		
				3A	3B		
				3A	3B		
				3A	3B		
				3A	3B		
				3A	3B		



<http://hobi-elektronika.net>

DOC NO.	PROJECT MODEL :	ZQ2	APPROVED BY:	DATE:	2009/08/13
	PART NUMBER:		DRAWING BY:	REVISION:	1A



PROJECT : ZQ2
Quanta Computer Inc.
 Size: Document Number
 Change list
 Date: Wednesday, May 27, 2009 | Sheet 46 of 46
 Rev 1A