

COMPAL CONFIDENTIAL

MODEL NAME : *HAL31(Discrete) & HAL30(UMA)*

PCB NO : *LA-3001P*

COMPAL P/N : *45140031L11 (For Discrete)*
45140031L01 (For UMA)



Bali (DIS&UMA) Schematics Document

**uFCPGA Mobile Yonah
Intel Calistoga + ICH7M**

2006-04-14

REV : 0.5 (DELL: X03)

@ : Nopop Component
1@ : UMA Used Only
2@ : Bali with discrete Used Only

Part Number	Description
DA800004W0L	PCB LA-3001P REV0.4 MB

BOM NO: *45140031L11 (For Discrete)*
45140031L01 (For UMA)


PCB P/N: *DA800004W0L*

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.		
Title	Cover Sheet	
Size	Document Number	Rev
	LA-3001P	0.4
Date	Monday, April 17, 2006	Sheet 1 of 73



1.8V/0.9V page 41	+VDD_CORE page 50	DC IN page 37
VCORE (IMVP-6) page 42	1.5V/1.05V page 40	BATT IN page 38
CHARGER page 43	3V/5V/15V page 39	DC/DC Interface page 37

Power Sequence page 33
Power On/Off SW & LED page 35

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
Block Diagram		
Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 2 of 73

PM TABLE

power plane State	+5V_ALW +3.3V_ALW	+15V_SUS +5V_SUS +3.3V_SRC +3.3V_SUS +1.8V_SUS	+5V_RUN +3.3V_RUN +2.5V_RUN +1.8V_RUN +1.5V_RUN +1.22V_GFX_PCIE +0.9V_DDR_VTT +VCC_GFX_CORE +VCC_CORE +1.05V_VCCP
S0	ON	ON	ON
S1	ON	ON	ON
S3	ON	ON	OFF
S5 S4/AC	ON	OFF	OFF
S5 S4/AC don't exist	OFF	OFF	OFF

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
LAN	AD16	REQ#3/GNT#3	IRQB
R5C832	AD17	REQ#2/GNT#2	IRQC IRQD

	USB PORT#	DESTINATION
ICH7-M	0	JUSB1 (Ext Back Right Side)
	1	JUSB1 (Ext Back Right Side)
	2	Blue Tooth
	3	EXPRESS CARD
	4	CCD Camera
	5	WWAN
	6	JUSB2 (Ext Back Left Side)
	7	JUSB2 (Ext Back Left Side)
SIO ECE5011	0	None
	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	None
Lane 4	EXPRESS CARD

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title **Index and Config.**

Size Document Number **LA-3001P** Rev 0.4

Date: Monday, April 17, 2006 Sheet 3 of 73




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power Rail

Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 4 of 73




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL') THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
SMBUS TOPOLOGY		
Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 5 of 73




Change to ECJCV50J106M 6.3V10UF 0805 X5R M H:0.85mm, wait CIS symbol.





FSC	FSB	FSA	CPU	SRC	PCI
CLKSEL2	CLKSEL1	CLKSELO	MHz	MHz	MHz
0	0	0	266	100	33.3
0	0	1	133	100	33.3
0	1	0	200	100	33.3
0	1	1	166	100	33.3
1	0	0	333	100	33.3
1	0	1	100	100	33.3
1	1	0	400	100	33.3
1	1	1	Reserve		

Table : ICS954305AK

CPU_BSEL	CPU_BSEL2 (FSC)	CPU_BSEL1 (FSB)
133	0	0
166	0	1



Place crystal within 500 mils of CK410M



Pop Ra,Rb,Rc, Rd for 27MHz output for G72 spectrum input
Routing trace length DOT96/DOT96# <50mil

FCTSEL1 (PIN34)	PIN43	PIN44	PIN47	PIN48
0	DOT96T	DOT96C	96/100M_T	96/100M_C
1	27M_out	27M SSout	SRCT0	SRCC0

UMA Discrete

Place near each pin W>40 mil
Place near CK410+

Swap signals for smooth routing

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Clock Generator			
File	Document Number	Rev	
	LA-3001P	0.4	
Date:	Monday, April 17, 2006	Sheet	6 of 73

<10> H_A#[3..31] <<<

JCPU1A

YONAH

>>> H_D#[0..63] <10>

D0#	E22	H D#0
D1#	E24	H D#1
D2#	E26	H D#2
D3#	E28	H D#3
D4#	E30	H D#4
D5#	G25	H D#5
D6#	E25	H D#6
D7#	E23	H D#7
D8#	G24	H D#8
D9#	G24	H D#9
D10#	J24	H D#10
D11#	J23	H D#11
D12#	E26	H D#12
D13#	E28	H D#13
D14#	K22	H D#14
D15#	H25	H D#15
D16#	N22	H D#16
D17#	P26	H D#17
D18#	R23	H D#18
D19#	L25	H D#19
D20#	L22	H D#20
D21#	L23	H D#21
D22#	M23	H D#22
D23#	P25	H D#23
D24#	N22	H D#24
D25#	P23	H D#25
D26#	P23	H D#26
D27#	T24	H D#27
D28#	R24	H D#28
D29#	L26	H D#29
D30#	T25	H D#30
D31#	N24	H D#31
D32#	AA23	H D#32
D33#	AA24	H D#33
D34#	V24	H D#34
D35#	V26	H D#35
D36#	W25	H D#36
D37#	U23	H D#37
D38#	U22	H D#38
D39#	U22	H D#39
D40#	AB25	H D#40
D41#	W22	H D#41
D42#	Y23	H D#42
D43#	AA26	H D#43
D44#	Y26	H D#44
D45#	Y22	H D#45
D46#	AA26	H D#46
D47#	AA24	H D#47
D48#	AC22	H D#48
D49#	AC23	H D#49
D50#	AA22	H D#50
D51#	AA21	H D#51
D52#	AB21	H D#52
D53#	AC25	H D#53
D54#	AD20	H D#54
D55#	AE22	H D#55
D56#	AE23	H D#56
D57#	AD24	H D#57
D58#	AD21	H D#58
D59#	AE25	H D#59
D60#	AE25	H D#60
D61#	AE25	H D#61
D62#	AE22	H D#62
D63#	AE26	H D#63

<10> H_REQ0#	H REQ0#	K3	REQ0#
<10> H_REQ1#	H REQ1#	H2	REQ1#
<10> H_REQ2#	H REQ2#	K2	REQ2#
<10> H_REQ3#	H REQ3#	J2	REQ3#
<10> H_REQ4#	H REQ4#	L5	REQ4#
<10> H_ADSTB0#	H ADSTB0#	L2	ADSTB0#
<10> H_ADSTB1#	H ADSTB1#	V4	ADSTB1#
<6> CLK_CPU_BCLK	CLK_CPU_BCLK	A22	BCLK0
<6> CLK_CPU_BCLK#	CLK_CPU_BCLK#	A21	BCLK1
<10> H_ADS#	H ADS#	H1	ADS#
<10> H_BNR#	H BNR#	E2	BNR#
<10> H_BPR#	H BPR#	G3	BPR#
<10> H_BRO#	H BRO#	F4	BRO#
<10> H_DEFER#	H DEFER#	HR	DEFER#
<10> H_DRDY#	H DRDY#	F2	DRDY#
<10> H_HIT#	H HIT#	G4	HIT#
<10> H_HITM#	H HITM#	E4	HITM#
<10> H_IERR#	H IERR#	D20	IERR#
<10> H_LOCK#	H LOCK#	H4	LOCK#
<10> H_RESET#	H RESET#	B1	RESET#
<10> H_RS0#	H RS0#	F3	RS0#
<10> H_RS1#	H RS1#	F2	RS1#
<10> H_RS2#	H RS2#	G3	RS2#
<10> H_TRDY#	H TRDY#	G2	TRDY#

ADDR GROUP

DATA GROUP

HOST CLK

CONTROL

MISC






LEGACY CPU

THERMAL DIODE


TYCO_1-1674770-2_Yonah-D

Notes: Can be nopop on X00 board.


No-stuff R253 & R258 for bits issue list: WI52082



Stuff R427 for Yonah B0 and forward.



H_THERMDA, H_THERMDC routing together with guard trace, Trace width / Spacing = 10 / 10 mil



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Yonah Processor(1/2)




File			
Size	Document Number		
	LA-3001P		
Date:	Monday, April 17, 2006	Sheet	7 of 73


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
133	0	0	1
166	0	1	1



Layout Note:
 COMP0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".
 COMP1,3 connect with Z0=55.5 ohm, make trace length shorter than 0.5".



Length match within 25 mils



YONAH

POWER, GROUND, RESERVED SIGNALS AND NC

YONAH

POWER, GROUND

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Yonah Processor(2/2)

File			Rev	0.4
Size	Document Number			
LA-3001P				
Date:	Monday, April 17, 2006	Sheet	8	of 73


Intel CRB schematic suggest to use X5R or better



Near VCORE regulator



ESR <= 1.5m ohm
Capacitor > 1980uF



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			CPU Bypass		
Size	Document Number	Rev			
	LA-3001P	0.4			
Date:	Monday, April 17, 2006	Sheet	9	of	73

Description at page12

Note :
CFG3:17 has
internal pullup,
CFG18:19 has
internal pulldown




Layout Note:
H_XRCOMP & H_YRCOMP / H_SWNG0 & H_SWNG1 trace width and spacing is 10/20




DELL CONFIDENTIAL/PROPRIETARY




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL, INC. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DDR SYS MEMORY A



DDR SYS MEMORY B



Add a test point

Add a test point

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Calistogo(2 of 6)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title		Calistogo(2 of 6)	
Size	Document Number	Rev	
	LA-3001P	0.4	
Date:	Monday, April 17, 2006	Sheet	11 of 73


SDVO_CTRLDATA have internal pull down




NOTE:
 1@ is for UMA Implementation.
 2@ is for Discrete Implementation.

Strap Pin Table

CFG5	Low = DMI x 2 High = DMI x 4 *
CFG6	Low = Moby Dick High = Calistoga *
CFG7	Low = DT/Transportable CPU High = Mobile CPU *
CFG9	Low = Reverse Lane High = Normal Operation *
CFG10	Low = Reserved High = Mobility *
CFG11	Low = Calistoga * High = Reserved
CFG[13:12]	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG16 (FSB Dynamic ODT)	Low = Disabled High = Enabled *
CFG18 (VCC Select)	Low = 1.05V (Default) * High = 1.5V
CFG19 (DMI Lane Reversal)	Low = Normal Operation (Default): * Lane number in Order High = Reverse Lane
SDVO_CTRLDATA	Low = No SDVO Device Present (Default) * High = SDVO Device Present
CFG20 (PCIE/SDVO select)	Low = Only PCIE or SDVO is operational. (Default) * High = PCIE/SDVO are operating simu.



CFG[3:17] have internal pullup




CFG[18:19] have internal pulldown

Resistors Stuff Table

UMA	R290,R305,R307,R308,R360 R366,R301,R302,R303,R294 R295,R292,R306,R304,R38 R39,298,R299,
Discrete	R271,R272,R273,R270,R53, R358,R345,R266,R267,R268, R371,R269

Stuff AC Caps For Discrete

PEG_MTX_GRP_C_P0	C58	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P0
PEG_MTX_GRP_C_N0	C61	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N0
PEG_MTX_GRP_C_P1	C63	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P1
PEG_MTX_GRP_C_N1	C65	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N1
PEG_MTX_GRP_C_P2	C68	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P2
PEG_MTX_GRP_C_N2	C71	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N2
PEG_MTX_GRP_C_P3	C74	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P3
PEG_MTX_GRP_C_N3	C79	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N3
PEG_MTX_GRP_C_P4	C80	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P4
PEG_MTX_GRP_C_N4	C84	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N4
PEG_MTX_GRP_C_P5	C87	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P5
PEG_MTX_GRP_C_N5	C90	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N5
PEG_MTX_GRP_C_P6	C91	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P6
PEG_MTX_GRP_C_N6	C94	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N6
PEG_MTX_GRP_C_P7	C96	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P7
PEG_MTX_GRP_C_N7	C105	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N7
PEG_MTX_GRP_C_P8	C106	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P8
PEG_MTX_GRP_C_N8	C107	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N8
PEG_MTX_GRP_C_P9	C109	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P9
PEG_MTX_GRP_C_N9	C113	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N9
PEG_MTX_GRP_C_P10	C112	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P10
PEG_MTX_GRP_C_N10	C116	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N10
PEG_MTX_GRP_C_P11	C120	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P11
PEG_MTX_GRP_C_N11	C124	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N11
PEG_MTX_GRP_C_P12	C123	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P12
PEG_MTX_GRP_C_N12	C129	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N12
PEG_MTX_GRP_C_P13	C134	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P13
PEG_MTX_GRP_C_N13	C137	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N13
PEG_MTX_GRP_C_P14	C136	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P14
PEG_MTX_GRP_C_N14	C140	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N14
PEG_MTX_GRP_C_P15	C142	1	2	0.1u	0402	16V4Z-D 2@	PEG_MTX_GRP_P15
PEG_MTX_GRP_C_N15	C147	1	2	0.1u	0402	16V4Z-D	PEG_MTX_GRP_N15




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Calistoga(3 of 6)

File	Document Number	Rev
LA-3001P		0.4
Date: Monday, April 17, 2006	Sheet 12 of 73	



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



POWER






Place the caps close to pins





CRTDAC: Route caps within 250mil of Alviso. Route FB within 3" of Calistoga

Route VSSACRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.



Connect the GND plane of pin G20 with decoupling cap of C296 pin2 GND via.





For Power measurement. No need for RTS board



Ce, Cf, Cg, Ch, Cj, Ck, Cl replace by 0 ohm 0805 resistor



La, Lb use 0_0805_5% resistor for Int. VGA as Travis.




Note: C15,C311 stuff for UMA No Stuff for Ext. VGA.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
Calistoga(4 of 6)
 Title: _____
 Size: Document Number **LA-3001P** Rev: 0.4
 Date: Monday, April 17, 2006 Sheet 13 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Calistoga(5 of 6)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title	Calistoga(5 of 6)		
Size	Document Number	Rev	
	LA-3001P		0.4
Date:	Monday, April 17, 2006	Sheet	14 of 73

U91

AC41	VSS0	VSS100	AE34
AA41	VSS1	VSS101	AC34
W41	VSS2	VSS102	C34
T41	VSS3	VSS103	AW33
P41	VSS4	VSS104	AY33
M41	VSS5	VSS105	AR33
J41	VSS6	VSS106	AE33
AT40	VSS7	VSS107	AB33
AF40	VSS8	VSS108	Y33
AN40	VSS9	VSS109	V33
AK40	VSS10	VSS110	T33
A40	VSS11	VSS111	R33
AH40	VSS12	VSS112	M33
AG40	VSS13	VSS113	H33
AE40	VSS14	VSS114	G33
B40	VSS15	VSS115	F33
AW39	VSS16	VSS116	D33
AV39	VSS17	VSS117	B33
AF39	VSS18	VSS118	AH32
AN39	VSS19	VSS119	AR20
AJ39	VSS20	VSS120	AG32
AC39	VSS21	VSS121	AF32
AB39	VSS22	VSS122	AE32
AA39	VSS23	VSS123	AC32
Y39	VSS24	VSS124	AB32
W39	VSS25	VSS125	G32
V39	VSS26	VSS126	R32
T39	VSS27	VSS127	W19
R39	VSS28	VSS128	AY31
N39	VSS29	VSS129	AV31
M39	VSS30	VSS130	AN31
L39	VSS31	VSS131	AJ31
J39	VSS32	VSS132	AG31
H39	VSS33	VSS133	AB31
G39	VSS34	VSS134	Y31
F39	VSS35	VSS135	AB30
D39	VSS36	VSS136	E30
AT38	VSS37	VSS137	AT29
AM38	VSS38	VSS138	AN29
AH38	VSS39	VSS139	AB29
AG38	VSS40	VSS140	T29
AF38	VSS41	VSS141	N29
AE38	VSS42	VSS142	K29
C38	VSS43	VSS143	G29
AK37	VSS44	VSS144	F29
AB37	VSS45	VSS145	C29
AA37	VSS46	VSS146	B29
Y37	VSS47	VSS147	A29
W37	VSS48	VSS148	BA28
V37	VSS49	VSS149	AW28
T37	VSS50	VSS150	AL28
R37	VSS51	VSS151	AP28
P37	VSS52	VSS152	M15
N37	VSS53	VSS153	L15
M37	VSS54	VSS154	B15
L37	VSS55	VSS155	A15
J37	VSS56	VSS156	AT14
H37	VSS57	VSS157	AK14
G37	VSS58	VSS158	AD14
F37	VSS59	VSS159	AM27
D37	VSS60	VSS160	AK27
AY36	VSS61	VSS161	I27
AW36	VSS62	VSS162	G27
AN36	VSS63	VSS163	F27
AH36	VSS64	VSS164	C27
AG36	VSS65	VSS165	AN26
AF36	VSS66	VSS166	M26
AE36	VSS67	VSS167	K26
C36	VSS68	VSS168	F26
B36	VSS69	VSS169	D26
BA35	VSS70	VSS170	AK25
AV35	VSS71	VSS171	P25
AR35	VSS72	VSS172	H25
AP35	VSS73	VSS173	E25
AA35	VSS74	VSS174	D25
Y35	VSS75	VSS175	A25
W35	VSS76	VSS176	BA24
V35	VSS77	VSS177	AU24
T35	VSS78	VSS178	AL24
R35	VSS79	VSS179	AW23
P35	VSS80	VSS180	AT23
N35	VSS81	VSS181	AN23
M35	VSS82	VSS182	J11
L35	VSS83	VSS183	AM23
J35	VSS84	VSS184	AH23
H35	VSS85	VSS185	AG23
G35	VSS86	VSS186	W23
F35	VSS87	VSS187	K23
D35	VSS88	VSS188	J23
AK34	VSS89	VSS189	F23
AG34	VSS90	VSS190	C23
AF34	VSS91	VSS191	AA22
	VSS92	VSS192	K22
	VSS93	VSS193	G22
	VSS94	VSS194	F22
	VSS95	VSS195	E22
	VSS96	VSS196	D22
	VSS97	VSS197	A22
	VSS98	VSS198	BA21
	VSS99	VSS199	AV21
			AR21

CALISTOGA A0_FCBGA1466-D

POWER

U9J

AN21	VSS200	VSS280	AG10
AL21	VSS201	VSS281	AC10
AB21	VSS202	VSS282	W10
Y21	VSS203	VSS283	L10
M33	VSS204	VSS284	BA9
K21	VSS205	VSS285	AW9
J21	VSS206	VSS286	AR9
H21	VSS207	VSS287	AH9
D33	VSS208	VSS288	AB9
C21	VSS209	VSS289	Y9
AW20	VSS210	VSS290	R9
AR20	VSS211	VSS291	G9
AM20	VSS212	VSS292	E9
AA20	VSS213	VSS293	A9
K20	VSS214	VSS294	AG8
B20	VSS215	VSS295	AD8
A20	VSS216	VSS296	AA8
AN19	VSS217	VSS297	U8
C19	VSS218	VSS298	K8
W19	VSS219	VSS299	C8
K19	VSS220	VSS300	BA7
G19	VSS221	VSS301	AV7
AH18	VSS222	VSS302	AP7
P18	VSS223	VSS303	AL7
H18	VSS224	VSS304	AJ7
D18	VSS225	VSS305	AH7
A18	VSS226	VSS306	AF7
AY17	VSS227	VSS307	AC7
AR17	VSS228	VSS308	R7
AM17	VSS229	VSS309	G7
AK17	VSS230	VSS310	D7
AV16	VSS231	VSS311	AG6
AN16	VSS232	VSS312	AD6
AL16	VSS233	VSS313	AB6
J16	VSS234	VSS314	Y6
F16	VSS235	VSS315	U6
C16	VSS236	VSS316	N6
AN15	VSS237	VSS317	K6
AW15	VSS238	VSS318	H6
AM15	VSS239	VSS319	B6
AK15	VSS240	VSS320	AV5
N15	VSS241	VSS321	AF5
M15	VSS242	VSS322	AD5
L15	VSS243	VSS323	AR4
B15	VSS244	VSS324	AP4
A15	VSS245	VSS325	AL4
AT14	VSS246	VSS326	AJ4
AK14	VSS247	VSS327	AH4
AD14	VSS248	VSS328	Y4
AM27	VSS249	VSS329	U4
AK27	VSS250	VSS330	R4
I14	VSS251	VSS331	F4
K14	VSS252	VSS332	J4
H14	VSS253	VSS333	C4
F14	VSS254	VSS334	AV3
AV13	VSS255	VSS335	AW3
AR13	VSS256	VSS336	AV3
AN13	VSS257	VSS337	AL3
AM13	VSS258	VSS338	AH3
F26	VSS259	VSS339	AG3
AG13	VSS260	VSS340	AF3
P13	VSS261	VSS341	AD3
F13	VSS262	VSS342	AC3
D13	VSS263	VSS343	AA3
B13	VSS264	VSS344	G3
AY12	VSS265	VSS345	AT2
AC12	VSS266	VSS346	AR2
A25	VSS267	VSS347	AP2
K12	VSS268	VSS348	AK2
H12	VSS269	VSS349	AJ2
E12	VSS270	VSS350	AD2
AD11	VSS271	VSS351	AB2
AA11	VSS272	VSS352	Y2
Y11	VSS273	VSS353	U2
J11	VSS274	VSS354	T2
D11	VSS275	VSS355	N2
B11	VSS276	VSS356	J2
AV10	VSS277	VSS357	H2
AP10	VSS278	VSS358	F2
AL10	VSS279	VSS359	C2
AH0		VSS360	AL1

CALISTOGA A0_FCBGA1466-D

POWER





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.



Title		
Calistoga(6 of 6)		
Size	Document Number	Rev
	LA-3001	0.4
Date:	Monday, April 17, 2006	Sheet 15 of 73



May need to place thermal resistor underneath WWAN Mini Card stuff
this thermistor circuit for additional sensor in Discrete Down Designs



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Thermal sensor and Fan


LA-3001P

Date: Monday, April 17, 2006 Sheet 16 of 73



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

- <1> DDR_A_DQS#[0..7] <<>
- <11> DDR_A_D[0..63] <<>
- <11> DDR_A_DM[0..7] <<>
- <11> DDR_A_DQS#[0..7] <<>
- <11> DDR_A_MAJ[0..13] <<>

Layout Note:
Place near JDIMA1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Layout Note:
Place these resistor closely JDIMA1, all trace length < 750 mil

Layout Note:
Place these resistor closely JDIMA1, all trace length Max=1.3"



DIMMA REVERSE
Place DIMM-A on Top (MH=6.5mm)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


DDRII-SODIMM SLOT-A

LA-3001P



Monday, April 17, 2006 Sheet 17 of 73

<1> DDR_B_DQS#[0..7] <<>>
 <1> DDR_B_D[0..63] <<>>
 <1> DDR_B_DM[0..7] <<>>
 <1> DDR_B_DQS#[0..7] <<>>
 <1> DDR_B_MA[0..13] <<>>

Layout Note:
Place near JDIMB1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Layout Note:
Place these resistor closely JDIMB1, all trace length < 750 mil

Layout Note:
Place these resistor closely JDIMB1, all trace length Max=1.3"




DIMMB STANDARD
Place DIMM-B on Bottom (5.2mm)

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

DDRII-SODIMM SLOT-B

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title		Document Number		Rev
LA-3001P		LA-3001P		0.4
Date:	Monday, April 17, 2006	Sheet	18	of
			73	




Overlap on D26 for pop option


BIA_PWM for M'07 Inverter

Populate R610 For Platform Without DPST Support. No STUFF for Discrete DPST Support Due to Back Up Plan.
Change population for discrete board as dell request, bits issue p/n:DF51426

Change from 12/08 Dell GG list as least COE schematic



Stuff R63 for M'07 Inverter




Dual layout for Q16
Overlap on Q16 for pop option

SI3457DV : P CHANNEL

FDS4435 : P CHANNEL

Please put the resistors close to connector side

For Discrete: Populating RP3,RP4,RP15,R248
For UMA: Populating RP14,RP13,RP16,R254




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title LVDS Conn		
Size	Document Number LA-3001P	Rev 0.4
Date	Monday, April 17, 2006	Sheet 19 of 73



L29,L32,L34 change to Murata 560NH +10% LQM18NRR56K00(SHI0156BK8L), wait CIS symbol.


R367, R379, R384, R234, R236, R239

Pop 150 ohm resistor for UMA
Pop 75 ohm resistor for Discrete M/B

Change as 11/22 Dell GG list



Place C709 near JSVID1 pin 5

POPULATE R90 WHEN COMPONENT VIDEO IS ENABLED.



NOTE:
1@ is for UMA Implementation.
2@ is for Discrete Implementation.

Please put the resistor close to connector side



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File Interval LVDS, TV_OUT and CRT connector


Size Document Number LA-3001P

Date: Monday, April 17, 2006 Sheet 20 of 73



ICH Boot BIOS select

		GNT5# Ra	GNT4# Rb
LPC	11	unstuff	unstuff
PCI	10	unstuff	stuff
SPI	01	stuff	unstuff




DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.		
Title ICH7(1/4)		
Size	Document Number LA-3001P	Rev 0.4
Date: Monday, April 17, 2006	Sheet 21	of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



NOTE: SNIFFER_LED_OFF# is Push-Pull from the MEC5004

Place near ICH7 side.






DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title ICH7(2/4)		
Size	Document Number LA-3001P	Rev 0.4
Date: Monday, April 17, 2006	Sheet 22	of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Bits issue DF49798



- >Right Port
- >Blue Tooth
- >Express Card
- >CCD Camera
- >WWAN
- >Left Port



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.




Title		ICH7(4/4)		Rev	0.4
Size	Document Number	LA-3001P			
Date:	Monday, April 17, 2006	Sheet	24	of	73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



USB PORT#	DESTINATION
0	JUSB1 (Ext Back Right Side)
1	JUSB1 (Ext Back Right Side)
2	Blue Tooth
3	EXPRESS CARD
4	CCD Camera
5	ECE5011 HUB
6	JUSB2 (Ext Back Left Side)
7	JUSB2 (Ext Back Left Side)

Place U5, U6 as close as USB connector.





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.

Title			USB 2.0 PORT
Size	Document Number	Rev	
	LA-3001P	0.4	
Date:	Monday, April 17, 2006	Sheet	25 of 73



	SPROM_DOUT	SPROM_CLK
1Kb	None	None
4Kb	10K Pullup	None
16Kb	None	10K Pullup


Broadcom BCM 4401KQL





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title BROADCOM 4401L LAN		
Size LA-3001P	Document Number	Rev 0.4
Date: Monday, April 17, 2006	Sheet 26	of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Layout Note: Place close to the J_RJ1



- <26> ACTLED# >> ACTLED# R5 1 2 150 0402 5%-D
- <26> LINK_LED10# >> LINK_LED10# R7 1 2 150 0402 5%-D
- <26> LINK_LED100# >> LINK_LED100# R6 1 2 150 0402 5%-D

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Magnetic & RJ45



Title		Magnetic & RJ45	
Size	Document Number	Rev	0.4
LA-3001			
Date:	Monday, April 17, 2006	Sheet	27 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


SD,MMC,MS,MS PRO,XD multi-function pin define

Media I/F	SD Card	MMC Card	MS Card MS Pro Card	XD Card#
MDIO00	SDCD#	MMCCD#		XDCD0#
MDIO01			MSCD#	XDCD1#
MDIO02				XDCE#
MDIO03	SDWP#			XDR/B#
MDIO04	SDPWR0	MMCPWR	MSWR	XDPWR
MDIO05	SDPWR1			XDWP#
MDIO06	SDLED#	MMCLEL#	MSLED#	XDLED#
MDIO07	SDEXTCK		MSEXTCK	
MDIO08	SDCCMD	MMCCMD	MSBS	XDWE#
MDIO09	SDCCLK	MMCCLK	MSCCLK	XDRE#
MDIO10	SDCDAT0	MMCDAT	MSCDAT0	XDCDAT0
MDIO11	SDCDAT1		MSCDAT1	XDCDAT1
MDIO12	SDCDAT2		MSCDAT2	XDCDAT2
MDIO13	SDCDAT3		MSCDAT3	XDCDAT3
MDIO14				XDCDAT4
MDIO15				XDCDAT5
MDIO16				XDCDAT6
MDIO17				XDCDAT7
MDIO18				XDCLE
MDIO19				XDALE

Function set pin define

UDIO3	UDIO4	MSEN	XDEN	Function
Pull-up	Pull-up	Pull-up	Pull-up	Enable SD, XD, MS, MMC Card

R5C832



No pop R98 to fix current leakage issue from ZRS M/B



Add test point

Layout Note: Place close to R5C832

Layout Note: Place close to R5C832 and Shield GND

Solve MS Duo Adaptor short problem

Place close to J5IN1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


R5C832 and 5 IN 1

LA-3001P


Monday, April 17, 2006 Sheet 28 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Mini Wireless LAN Card




Mini Wireless WAN Card



Layout Note: Place close to R5C832 Chip



Layout Note: Place close to 1394 Connector




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
MINI CARD & 1394 Connector		
Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 29 of 73

5V tolerant pins

IMCLK, IMDAT, EMCLK, EMDAT, KCLK, KDAT, 8051RX, 8051TX, GPIO43, GPIO35-37



Place closely pin 58

Keyboard and Mouse Interface

LPC Interface

Host/8051

BC Bus

PWR SW

For power 15V charge bump circuit

Bits issue list: WI52662

Work around circuit for EMC5004 Rev.C version

Low = write protected STUFF for Development NO STUFF for Production

Flash write protect bottom 4K of internal bootblock flash

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

EMC5004

Table with columns: Date, Document Number (LA-3001P), Sheet (30 of 73), Rev (0.4)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC.





x00 Modify 9/14

BID3	BID2	BID1	BID0	REV
0	0	0	0	M00
0	0	0	1	X00
0	0	1	0	X01
0	0	1	1	X02
0	1	0	0	X03

5V tolerant pins
 GPIOB[7:0], GPIOC[7:0]
 GPIOD[1:0], GPIOE[7:0]

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



Title			HUB/ECE5011		
Size			Document Number		
Date			Rev		
Monday, April 17, 2006			LA-3001P		
Sheet 31			of 73		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Run Planes Enable



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title: **POWER CONTROL**

Size: **LA-3001P**

Date: Monday, April 17, 2006

Sheet 32 of 73

Rev 0.4



Change for Dell GG list request 12/13.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL') THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title	POWER SEQUENCE	
Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 33 of 73

Add a 10K pull-up to +5V_RUN from bits issue list: W152078



LED Control		
Status	LOW_LIGHT	TOUCH_PAD_LED#
OFF	L	L
LOW	L	H
HIGH	H	H

Signals	Description
M_LED_A	High bright for Media LED
	High bright for Touch PAD LED
	Low bright for Media LED/Touch PAD LED



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

File: INT KB/Touch Pad/Media CONN





Size: Document Number LA-3001P Rev: 0.4

Date: Monday, April 17, 2006 Sheet: 34 of 73



POWER Button CONN.



Fiducial Mark



Screw



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL') THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title	SW LED/B & ME & spare parts	
Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 35 of 73

CD-ROM IDE BUS

EXPRESS CARD

SATA HDD



SPEAKER

MDC

AC 97

shielding

IDE_DD[0..15] <<<>>> IDE_DD[0..15] <<<>>>

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




Title		
I/O BOARD DOCKING		
Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 36 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


PS_ID Detector



3.3V RTC Power



+DC_IN Source



THE POINT
NOTE: *THE POINT LOCATED
AT PS MODULE



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

+DCIN

Size	Document Number	Bali	Rev	X02
Date:	Monday, April 17, 2006	Sheet	37	of 73

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title: Battery Conn		
Size: Document Number	Bali	
Date: Monday, April 17, 2006	Sheet: 38 of 73	Rev: X02


MAX8734	Current Limit	Typ	Max	Tolerance
V _{LM}	0.5V	40mV	50mV	20%
V _{LM}	1.0V	93mV	100mV	7%

Reference COE system power Rev A 04

DC +3V/ +5V/ +15V

5 Volt +/-5%
design current: 4.1A
peak current: 5.8A
Min OCP: 5.9A

Unpop 15V charger bump



3.3 Volt +/-5%
design current: 7A
Max current: 9.9A
Min OCP: 11.5A

Output Caps ESR
= 25// 25=12.5 m ohms

L-S Rds-on (max)
=5.9-7.25m ohms

L-S Rds-on= 16-20m ohm

+3.3V SRC OCP
 $T_{on} = 1/300k \cdot V_o/V_{in} = 0.578\mu s$
 $T_{off} = 1/300k - 0.578\mu s = 2.752\mu s$
 $\Delta I = 3.3V/2\mu H \cdot 2.752\mu s = 4.54A$
 $I_{limit} = (V_{ILM} \cdot 0.1) / R_{ds(on)} + 1/2 \Delta I$
 $V_{ILM} = 2 \cdot 100 / (100 + 97.6) = 1.01V \cdot 0.1 = 101mV$
 $I_{limit} = 94mV / (7.25m\Omega \cdot 1.4) + 1/2 \Delta I = 11.5A$
 $I_{limit} = 101mV / (5.9m\Omega \cdot 1.4) + 1/2 \Delta I = 14A$
 $I_{limit} = 108mV / (5.9m\Omega \cdot 1.4) + 1/2 \Delta I = 15.3A$


+5VSUSP OCP
 $T_{on} = 1/200k \cdot V_o/V_{in} = 1.316\mu s$
 $T_{off} = 1/200k - 1.316\mu s = 3.684\mu s$
 $\Delta I = 5V/4.7\mu H \cdot 3.684\mu s = 3.92A$
 $I_{limit} = (V_{ILM} \cdot 0.1) / R_{ds(on)} + 1/2 \Delta I$
 $V_{ILM} = 2 \cdot 102 / (102 + 84.5) = 1.094V \cdot 0.1 = 109.4mV$
 $I_{limit} = 7\% \text{ tolerance (min } 101.7mV) \text{ (Typ } 109.4mV) \text{ (max } 117mV)$
 $I_{limit} = (V_{ILM}) / R_{ds(on)} + 1/2 \Delta I$
 $I_{limit} = 101.7mV / (20m\Omega \cdot 1.4) + 1/2 \Delta I = 5.86A$
 $I_{limit} = 109.4mV / (16m\Omega \cdot 1.4) + 1/2 \Delta I = 6.8A$
 $I_{limit} = 117mV / (16m\Omega \cdot 1.4) + 1/2 \Delta I = 7.2A$

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
+3.3V/+5V	
Size	Document Number
	Bali
Date	Monday, April 17, 2006
Sheet	39 of 73

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+1.5VRUNP / +VCCP_1P05VP



1.5 Volt +/-5%
 Thermal Design Current: 4.7A
 Maximum current: 6.7A
 OCP min: 7.4A, max 14.4A

1.05 Volt +/-5%
 Thermal Design Current: 5.7A
 Maximum current: 8.1A
 OCP min: 8.8A, Max 19.1A


Layout notes:
 Place PC43 need very close Pin1 of PU4, and Pin28 of PU4.
 Place PR63 need very close Pin1 of PU4.
 Minimize loop including PQ10, PQ13, PL10, PC49, PC52.
 Minimize loop including PQ11, PQ12, PL11, PC47, PC48, PC51.
 Route GND_A_DC2 using 25mil trace width.
 Minimize GND_A_DC2 trace length.
 Place PC46, PR48 and PR54 near Pin19 of PU4.
 Place PR61 and PR53 near Pin20 of PU4.
 Place PC50, PR49 and PR55 near Pin10 of PU4.
 Place PR52 and PR60 near Pin9 of PU4.
 Place PR56, PC54, PR57, PC53 near Pin 18, 17, 11, 12 of PU5.
 Place PR46, PR47 near Pin7, 22 of PU4.
 Place PR44, PC44 near Pin23, 25 of PU4.
 Place PR45, PC45 near Pin6, 4 of PU4.
 Route 1.05V Boot and 1.5V Boot using 25mil trace width and minimize length.
 Need large copper fill areas to PQ10, PQ11, PQ12 and PQ13 for thermal improvement.
 Minimize length of 1.5V phase node and 1.05V phase node.
 PC33, PC34, PC35 and PC36 need close Pin5, 6, 7, 8 of PQ10.
 PC37, PC38, PC39 and PC40 need close Pin5, 6, 7, 8 of PQ11.
 Route +1.5V_1P05VP_PWRSRC using 50 mil trace width and minimize length.
 *Route VSEN1 and VSEN2 away from the inductor and switch node.
 Sense Vout directly at the output bulk capacitor"

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
+1.5VRUNP /+VCCP_1P05VP			
File	Bali		Rev X02
Size	Document Number		
Date:	Monday, April 17, 2006	Sheet	40 of 73

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+1.8VSUSP/ +0.9V_DDR_VTT
DDR2 Termination



1.8 Volt +/-5%
Design Current: 10.2A
Peak Current: 14.5A
OCP min 15.7A

Place these CAPs close to FETs


L-S Rds-on =3.7(Typ)-4.8 (max) ohms

Output Caps ESR = 15mohms/each

duplicate pull up resistors on Page 33
R573 +3.3V_RUN for power good signal
of +0.9V_DDR_PWRGD, Unpop PR68 from M00.

0.9 Volt
Design current 0.7A
Peak current 1A

0.9 Volt
VTR current limit: +-32mA typ




+1.8VSUS OCP

$T_{off} = 1/450k (1-1.8/19) = 2.22\mu s$
 $\Delta I = 1.8V/1.5\mu H * 2.22\mu s = 2.66A$
 $I_{limit} = (V_{ILM} * 0.1) / R_{ds(on)} + 1/2 \Delta I$
 $V_{ILM} = 2 * 100 / (100 + 84.5) = 1.08V * 0.1 = 108mV$
 IC 10% tolerance (min 97.2mV)(Typ 108mV)(max 118.8mV)
 $I_{limit} = (V_{ILM}) / R_{ds(on)} + 1/2 \Delta I$
 $I_{limit} Min = 97.2mV / (4.8m\Omega * 1.4) + 1/2 \Delta I = 15.7A$

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL') THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

IMVP-6 solution

- For Merom: 3-phase: Thermal Design Current 35A / Iccmax 44A
- For Yonah: 3-phase: Thermal Design Current 28.8A / Iccmax 36A



Thermistor PH1 should be placed close to the hot spot of the VR


NOTE: Populate PR86 and de-pop PR88 for 3 phase, De-POP PR86 and populate PR88 for 2 phase.

Place PH2 close to output inductor of phase 1.

NOTE: PR111 is reversed for loop gain measurement purpose


NOTE: (Connection VCORE output Cap GND) De-populate PR245 and PR246 when CPU is present

DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		+VCORE	
Size	Document Number	Bali	
Date: Monday, April 17, 2006	Sheet	42	of 73

+DC_IN discharge path

Smart Charger



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Charger

Bali

Date: Monday, April 17, 2006 Sheet 43 of 73

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Stuff R74,R76 and No stuff R75,R77 for clock Gen 27MHz

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
NVG72 PCIe,GPIO,CLK			
Size	Document Number	Rev	
	LA-3001P	0.4	
Date:	Monday, April 17, 2006	Sheet	44 of 73



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

- FBAD[0:63] <<>> FBAD[0:63] <48>
- FBAA[0:11] <<>> FBAA[0:11] <48>
- FBBA[2:5] <<>> FBBA[2:5] <48>
- DQSA_WP[0:7] <<>> DQSA_WP[0:7] <48>
- DQSA_RN[0:7] <<>> DQSA_RN[0:7] <48>
- DQMA#[0:7] <<>> DQMA#[0:7] <48>



- <19> LCD_ACLK+_VGA <<>> LCD_ACLK+_VGA T4
- <19> LCD_ACLK-_VGA <<>> LCD_ACLK-_VGA U4
- <19> LCD_A0+_VGA <<>> LCD_A0+_VGA N4
- <19> LCD_A0-_VGA <<>> LCD_A0-_VGA R5
- <19> LCD_A1+_VGA <<>> LCD_A1+_VGA R4
- <19> LCD_A1-_VGA <<>> LCD_A2+_VGA T5
- <19> LCD_A2+_VGA <<>> LCD_A2+_VGA T6
- <19> LCD_A2-_VGA <<>> LCD_A2-_VGA T6

- FBAD0 A26 FBAD0
- FBAD1 C24 FBAD1
- FBAD2 K24 FBAD2
- FBAD3 C22 FBAD3
- FBAD4 C22 FBAD4
- FBAD5 A25 FBAD5
- FBAD6 B25 FBAD6
- FBAD7 G22 FBAD7
- FBAD8 G22 FBAD8
- FBAD9 J23 FBAD9
- FBAD10 E24 FBAD10
- FBAD11 J24 FBAD11
- FBAD12 J24 FBAD12
- FBAD13 F24 FBAD13
- FBAD14 G23 FBAD14
- FBAD15 G23 FBAD15
- FBAD16 D16 FBAD16
- FBAD17 E16 FBAD17
- FBAD18 D17 FBAD18
- FBAD19 F18 FBAD19
- FBAD20 E19 FBAD20
- FBAD21 E18 FBAD21
- FBAD22 D20 FBAD22
- FBAD23 D19 FBAD23
- FBAD24 A18 FBAD24
- FBAD25 B18 FBAD25
- FBAD26 A19 FBAD26
- FBAD27 B19 FBAD27
- FBAD28 C19 FBAD28
- FBAD29 C18 FBAD29
- FBAD30 C16 FBAD30
- FBAD31 C18 FBAD31
- FBAD32 N25 FBAD32
- FBAD33 N25 FBAD33
- FBAD34 R25 FBAD34
- FBAD35 R26 FBAD35
- FBAD36 R27 FBAD36
- FBAD37 T25 FBAD37
- FBAD38 T27 FBAD38
- FBAD39 T26 FBAD39
- FBAD40 AB23 FBAD40
- FBAD41 Y24 FBAD41
- FBAD42 AB24 FBAD42
- FBAD43 AB22 FBAD43
- FBAD44 AC24 FBAD44
- FBAD45 AC22 FBAD45
- FBAD46 AA23 FBAD46
- FBAD47 AA22 FBAD47
- FBAD48 T24 FBAD48
- FBAD49 T23 FBAD49
- FBAD50 R24 FBAD50
- FBAD51 R23 FBAD51
- FBAD52 R22 FBAD52
- FBAD53 T22 FBAD53
- FBAD54 N23 FBAD54
- FBAD55 P24 FBAD55
- FBAD56 AA24 FBAD56
- FBAD57 AA27 FBAD57
- FBAD58 AA26 FBAD58
- FBAD59 AB25 FBAD59
- FBAD60 AB26 FBAD60
- FBAD61 AB25 FBAD61
- FBAD62 AA25 FBAD62
- FBAD63 W25 FBAD63

- FBA_CMD0 G27 FBAA4
- FBA_CMD1 D25 FBARAS# <>>> FBARAS# <48>
- FBA_CMD2 F26 FBAA5
- FBA_CMD3 F25 FBA_BA1 <>>> FBA_BA1 <48>
- FBA_CMD4 G25 FBBA2
- FBA_CMD5 J25 FBBA4
- FBA_CMD6 J27 FBBA3
- FBA_CMD7 M26 FBACS1# <>>> FBACS1# <48>
- FBA_CMD8 C27 FBACS0# <>>> FBACS0# <48>
- FBA_CMD9 C25 FBAA11
- FBA_CMD10 D24 FBACAS#
- FBA_CMD11 N27 FBAAWE# <>>> FBACAS# <48>
- FBA_CMD12 G24 FBA_BA0 <>>> FBAAWE# <48>
- FBA_CMD13 J26 FBBA5
- FBA_CMD14 M27 FBA_RST# <>>> FBA_RST# <48>
- FBA_CMD15 D25 FBAA7
- FBA_CMD16 M25 FBAA10
- FBA_CMD17 D26 FBAA10
- FBA_CMD18 D27 FBA_CKE
- FBA_CMD19 K26 FBA0A
- FBA_CMD20 K25 FBAA9
- FBA_CMD21 K24 FBAA6
- FBA_CMD22 F27 FBAA2
- FBA_CMD23 K27 FBA08
- FBA_CMD24 G26 FBAA3
- FBA_CMD25 B27 FBAA1
- FBA_CMD26 N24
- FBADQM0 D21 DQMA#0
- FBADQM1 F22 DQMA#1
- FBADQM2 F20 DQMA#2
- FBADQM3 A21 DQMA#3
- FBADQM4 V27 DQMA#4
- FBADQM5 W22 DQMA#5
- FBADQM6 V22 DQMA#6
- FBADQM7 V24 DQMA#7
- FBADQS_RN0 A22 DQSA_RN0
- FBADQS_RN1 E22 DQSA_RN1
- FBADQS_RN2 E21 DQSA_RN2
- FBADQS_RN3 B21 DQSA_RN3
- FBADQS_RN4 V26 DQSA_RN4
- FBADQS_RN5 W23 DQSA_RN5
- FBADQS_RN6 V23 DQSA_RN6
- FBADQS_RN7 W27 DQSA_RN7
- FBADQS_WP0 B22 DQSA_WP0
- FBADQS_WP1 D22 DQSA_WP1
- FBADQS_WP2 E21 DQSA_WP2
- FBADQS_WP3 C21 DQSA_WP3
- FBADQS_WP4 V25 DQSA_WP4
- FBADQS_WP5 W24 DQSA_WP5
- FBADQS_WP6 U24 DQSA_WP6
- FBADQS_WP7 W26 DQSA_WP7
- FB_VREF A16 FBA_VREF 10m1
- FBA_CLK0 L24 CLKA0
- FBA_CLK1_N K23 CLKA0# <>>> CLKA0# <48>
- FBA_CLK1 M22 CLKA1 <>>> CLKA0# <48>
- FBA_CLK1_N N22 CLKA1# <>>> CLKA1# <48>
- FBA_REFCLK M23
- FBA_DEBUG M24
- FBA_DEBUG K22



MEMORY INTERFACE




Calibration	GDDR3
FB_CALx_PD_VDDQ	60
FB_CALx_PU_GND	40
FB_CALx_TERM_GND	60
VREF_RATIO	0.7xVDDQ

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
 NVG72 Memory Interface, LVDS
 LA-3001P
 Rev 0.4
 Date: Monday, April 17, 2006 Sheet 45 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


NVG72 PWR

LA-3001P

Rev 0.4

Title		Date: Monday, April 17, 2006	
Size	Document Number	Sheet	46 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		
NVG72 GND		
Size	Document Number	Rev
	LA-3001P	0.4
Date	Monday, April 17, 2006	Sheet 47 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



$$VREF=VDDQ \times Rb/(Ra+Rb)$$

$$VREF=1.26V=0.7 \times VDDQ$$

stuff for G74

Change to 220ohm/100MHz

Place close to U14

Swap data group for trace length fine tune

- FBAD[0:63] <<> FBAD[0:63] <<45>
- FBAA[0:11] <<> FBAA[0:11] <<45>
- FBBA[2:5] <<> FBBA[2:5] <<45>
- DQSA_WP[0:7] <<> DQSA_WP[0:7] <<45>
- DQSA_RN[0:7] <<> DQSA_RN[0:7] <<45>
- DQMA[0:7] <<> DQMA[0:7] <<45>

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

NVG72 External DDR


LA-3001P

Size	Document Number	Rev
	LA-3001P	0.4
Date:	Monday, April 17, 2006	Sheet 48 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


G72MV STRAPS

STRAPS	PIN	DESCRIPTION	Value	
ROM_TYPE[1:0]	MIOBD10 MIOB_VSYNC	Parallel=00, SERIAL AT25F=01 DEFAULT, Serial SST45VP=10, LpC=11	01	
SUB_VENDOR	MIOAD1	VBIOS on card (pull high) VBIOS with system BIOS (pull down)	0	
PEX_PLL_TERM	MIOAD0		0	
RAM_CFG[3:0]	MIOBD0 MIOBD1 MIOBD8 MIOBD9	For GDDR1	8Mx32 DDR monolithic (64bit) 300MHz, 1.8V	0001
			8Mx32 DDR monolithic (32bit) 300MHz, 1.8V	1001
			8Mx32 DDR (Samsung K4D55323QF-GC) 300MHz, 1.8V	0010
			4Mx32 DDR generic (64bit) 1.8V I/O	0100
		4Mx32 DDR generic (32bit) 1.8V I/O	1100	
	For GDDR3	Infineon 8Mx32 500MHz, 1.8V	0101	
		Hynix 8Mx32 500MHz, 1.8V	0111	
		Samsung 8Mx32 500MHz, 1.8V	0110	



G72xx				
	DEVID3	DEVID2	DEVID1	DEVID0
G72GLM	1	1	0	0
G72M	1	0	0	0
G72MV	0	1	1	1

- <44> RAM_CFG0
- <44> RAM_CFG1
- <44> RAM_CFG2
- <44> RAM_CFG3
- <45> SUB_VENDOR
- <45> 3GIO_ADR_0
- <45> 3GIO_ADR_1
- <45> 3GIO_ADR_2
- <45> PEX_PLL_EN_TERM100
- <44> DEVID3
- <44> DEVID2
- <44> DEVID1
- <44> DEVID0



	U3.Pin3	Internal pull up
-1.75% (DOWN)	0	*
±0.875% (CENTER)	1	

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: NVG72 Strapping

Size: Document Number

LA-3001P


Date: Monday, April 17, 2006

Sheet 49 of 73

Rev 0.4

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Graphics Power reference COE Rev A08
Graphics Power for HAL31 Discrete only.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
Title	PWR NVG72 +VDD_CORE	
Size	Document Number	Rev
	LA-3001P	X02
Date:	Monday, April 17, 2006	Sheet 50 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue	Solution	Rev.
					Description	Description	
1	ALL	H/W	9/14	Bill	Revision change to X00(0.2)	Modify Done.	0.2
2	31	H/W	9/14	Bill	Update Board ID to 0001 for X00	Stuff R42 and no-stuff R31	0.2
3	31	H/W	9/14	Bill	CoE update. (EC_A05)	Add GPIO USB_CAM_EN# and ADAPT_TRIP_SEL	0.2
4	19	H/W	9/20	Bill	CoE update. (CRT, LVDS, SVIDEO and DVI Interfaces_A06)	Delete U28, R607. Add R610.	0.2
5	20	H/W	9/20	Bill	CoE update. (CRT, LVDS, SVIDEO and DVI Interfaces_A06)	Update Population Note for the RGB and TV out Filter.	0.2
6	32	H/W	9/23	Reden	CoE update. (M07 SYSTEM POWER SEQUENCE_A03)	Change R58,R540,R567,R447,R558,R564,R597 to 30_0805_5%	0.2
7	23	H/W	9/28	Reden	Update the ICH7 USB bus connection	Add connection of USB4+/- for CCD, USB2+/- for Blue tooth	0.2
8	ALL	H/W	9/28	Reden	Change Connector for ME request	Update J1394, JTP1, JBT1, JLVDS1 connector	0.2
9	14	H/W	9/30	Reden	Update the note for MCH power	Remove the placement note for C489,C525 as COE schematic	0.2
10	22	H/W	9/30	Scott	Pull-up on SATA_ACT# (R530) should be populated	Modify OK	0.2
11	22	H/W	9/30	Scott	Capacitor on THRMTRIP_ICH# (C609) can be de-populated	Modify OK	0.2
12	23	H/W	9/30	Scott	Rename net LCM_SMB_CLK to ICH_SMLINK0	Modify OK	0.2
13	23	H/W	9/30	Scott	Rename net LCM_SMB_DAT to ICH_SMLINK1	Modify OK	0.2
14	29	H/W	9/30	B.McFarland	Can remove R489 and R490. Leave pins 3 and 5 as NC on JMINI1. See A06 Ref Schem.	Modify OK	0.2
15	20	H/W	9/30	John Lerma	Please check the latest reference schematics. Delete 75 ohm resistors on RED, GREEN, & BLUE. Add 39 ohms series resistors to ouputs of U1 & U2. Move L3 & L4 before caps C1 & C2.	Delete R233, R235, R238, Add R611, R612 (39 Ohm). And move L3 & L4 before caps C1 & C2.	0.2
16	20	H/W	9/30	John Lerma	Please check the latest reference schematics. Delete 75 ohm resistors on TV_C, TV_CVBS, & TV_Y. Filter circuit values have been changes and a cap in parallel with each inductor has been added.	Remove R368, R380, R385.	0.2
17	33	H/W	9/30	John Lerma	Add diode for power leakage in power sequence circuit	Change R129,R482,R466 to 100K,and change Q6,Q30,Q27 to 2N3906,and change R471,R474,R469 to 4.7K.	0.2
18	23	H/W	9/30	Reden	No stuff R485 (10k pull high) for M'07 inverter	Modify OK	0.2
19	47	H/W	9/30	Reden	Change pull down resistor value to follow COW schematic	Change R602,R386 to 37.4_0402_1%	0.2
20	20	H/W	10/04	Reden	Change S-video filter bead same as COE schematic	Change L29,L32,L34 to 0.47UH_CIL10NR47KNC_10%_0603	0.2

DELL CONFIDENTIAL/PROPRIETARY


	Compal Electronics, Inc.		
	Changed-List History 1		
	Size	Document Number	Rev
	LA-3001P	0.3	
Date:	Monday, April 17, 2006	Sheet	51 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request	Owner	Issue Description	Solution Description	Rev.
1	29	H/W	10/05	John	John	Swap CLKREQ signal between WWAN and WLAN	Modify ok.	0.2
2	27	H/W	10/05	John	John	Change C236,C238 from 1000p to 300p	Modify ok.	0.2
3	29	H/W	10/05	John	John	Add debug signals to WLAN connector	Connecting JMINI2 pins 16 - HOST_DEBUG_TX, 17 - HOST_DEBUG_RX, 19 - 8051_TX & 42 - 8051_RX.	0.2
4	32	H/W	10/05	John	John	Remove C682 and replace C685 with 4700pF as COE schematic	Modify ok.	0.2
5	44	H/W	10/05	John	John	Add signal THERMTRIP_VGA# to G72 pin B13 from Guardian II	Modify ok.	0.2
6	49	H/W	10/05	John	John	Change R341, R334, R64, & R333 from 2K to 10K	Modify ok.	0.2
7	20	H/W	10/05	John	John	Change Caps C331,C325,C351,C349,C381,& C379 from 82pF to 47pF and add C705-C707	Modify ok.	0.2
8	44	H/W	10/05	John	John	Add 10K pull-down resistor to G72 pins C3, C1, & D7	Modify ok.	0.2
9	31	H/W	10/06	Reden	Reden	Add signal U18 pin5 (GPIOE4) connect to TP connector for LED.	Modify ok.	0.2
10	44	H/W	11/02	John	John	Add 150ohm terminal resistor on GFX side.	Add 150ohm of R619~R624	0.3
11	22	H/W	11/02	Reden	Reden	Add SNIFFER LED Disable Circuit as COE schematic	Add Q58,R625	0.3
12	30	H/W	11/02	Reden	Reden	Added 0 ohm to EC5004 test pin	Modify ok.	0.3
13	29	H/W	11/02	Reden	Reden	Added circuit to support WoW from S3/S4. Blocking diode and bypass resistor as COE	Modify ok.	0.3
14	35	H/W	11/02	Reden	Reden	Added a circuit (Transistor and Resistors) to keep BT LED off when the SNIFFER is turned on	Modify ok.	0.3
15	44	H/W	11/02	Reden	Reden	Change pull up resistor same as COE graphic schematic.	Change R370,R376 from 4.7K to 470K.	0.3
16	20	H/W	11/17	Reden	Reden	Change VCC_CRT Diode D11 to RB500 (rate Io=100mA).	Modify ok.	0.3
17	44	H/W	11/17	Reden	Reden	Add series resistor on signal of PLTRST_DELAY#.	Modify ok.	0.3
18	44	H/W	11/17	Reden	Reden	Add series resistor on signal of THERMTRIP_VGA#.	Modify ok.	0.3
19	33	H/W	11/18	Reden	Reden	Change Q6,Q27,Q30 to MMBT3906, and delete D19~D21(RB751V_SOD323~D) same as COE schematic.	Modify ok.	0.3
20								
21	32	H/W	11/18	Reden	Reden	Added 3VRUN Delay RC CKT, to Fix IMVP_PWRGD Glitch issue and add 1.8 VRUN Delay RC CKT, to meet GFX Power Sequence Requirement	Modify ok.	0.3
22								
23								
24	32	H/W	11/18	Reden	Reden	Added Diode Bleed off for 3VRUN and 1.8VRUN for GFX Power Down Sequence adjustment.	Modify ok.	0.3
25	32	H/W	11/21	Reden	Reden	Change the GFX_RUN_ON connection to VR turn on pin as COE A06 version schematic.	Modify ok.	0.3
26	20	H/W	11/23	John	John	Change U19 connection from EC to GND as GG list request.	Modify ok.	0.3

DELL CONFIDENTIAL/PROPRIETARY


	Compal Electronics, Inc.		
	Title Changed-List History 2		
	Size	Document Number	Rev
	LA-3001P		0.3
Date:	Monday, April 17, 2006	Sheet	52 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	H/W	11/23	John	Change JTP1 pin 19 from +5V_ALW to +5V_RUN as Dell GG list	Modify ok.	0.3
2	20	H/W	11/23	John	Place a 0 ohm 1206 place holder between D11 pin 1 and JCRT1 pin 9	Modify ok.	0.3
3	29	H/W	11/23	John	Change WWAN USB source from EC to ICH7M/USB5 and remove WWLAN USB signal from EC.	Modify ok.	0.3
4	44	H/W	11/24	John	Add connection for signal of YPRPB_DET# to G72 pin A15 through a series resistor.	Modify ok.	0.3
5	44	H/W	12/01	John	Change R615 to no-pop	Modify ok.	0.3
6	23/31	H/W	12/02	John	Add connection to EC for signal HDDC_EN# and MDDC_EN#	Modify ok.	0.3
7	6	H/W	12/06	Reden	Change R456 to 150, R457 to 91 for internal spectrum clock.	Modify ok.	0.3
8	20	H/W	12/07	John	Add a diode for U1,U2 power pin.	Modify ok.	0.3
9	20	H/W	12/07	John	Add a cap 0.1uf for JSVID1 pin5	Modify ok.	0.3
10	28	H/W	12/07	John	Change u13 to G5240B1T1U	Modify ok.	0.3
11	30	H/W	12/07	John	Add connection for pin73 for LVDS BIA_PWM through resistor	Modify ok.	0.3
12	20	H/W	12/08	John	Remove the C104 form dell COE team request.	Modify ok.	0.3
13	6/44/49	H/W	12/12	Reden	Remove external spectrum and swap populated resistor for internal CLK GEN.	Modify ok.	0.3
14	31	H/W	12/12	John	Add pull up resistors to +3.3V_ALW for signals of HDDC_EN#,MDDC_EN#	Modify ok.	0.3
15	23/30	H/W	12/13	John	Add damping series resistors (47ohm) for signal SPI_CS# on EC and ICH7	Modify ok.	0.3
16	33	H/W	12/13	John	Removed 3V/5V power good sequence circuit and change +1.8V_RUN PWRGD circuit.	Modify ok.	0.3
17	35	H/W	12/14	Reden	Swap the Sniffer LED (D13) pin define, Pin3=>Yellow, Pin2=>Green.	Modify ok.	0.3
18	9	H/W	12/14	Reden	Change CPU VCORE area caps , 22uF->10uF and replace 330uF poly with 6m ohm x 4pcs.	Modify ok.	0.3
19	31	H/W	12/15	Reden	Change pull up resistors of HDDC_EN#,MDDC_EN# from 10k to 100K for leakage issue.	Modify ok.	0.3
20	49	H/W	12/15	Reden	Change Device ID from 0111 to 1000 for G72M	Modify ok.	0.3
21	32	H/W	2006/2/07	Reden	Change C154 from 0.01uf to 0.047uf to match G72 VDD_CORE&1.8V power up sequence	Modify ok.	0.4
23	13	H/W	2006/2/07	Reden	Change L6/L26 TDK to 2nd and use Taiyo for main source	Modify ok.	0.4
24	24	H/W	2006/2/07	Reden	Change L53 TDK to 2nd and use Taiyo for main source	Modify ok.	0.4
25	20	H/W	2006/2/08	Reden	Change TV filter caps valus as dell's suggest 1. Change C331,C351,C381,C325,C349,C378 from 47pf to 82pf 2. Change C705,C706,C707 from 22pf to 8.2pf	Modify ok.	0.4

DELL CONFIDENTIAL/PROPRIETARY


	Compal Electronics, Inc.		
	Title Changed-List History 3		
	Size	Document Number	Rev
	LA-3001P		0.3
Date:	Monday, April 17, 2006	Sheet	53 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	35	H/W	02/17	Reden	To add logic circuit to control 3.3V_RUN for power switch board.	Modify ok.	0.4
2	35	H/W	02/17	Reden	Add pull down resistor (10K) for signal PLTRST_DELAY# to fix leakage issue	Modify ok.	0.4
3	19	H/W	02/21	Reden	Add SI3457DV P channel mos to dual-stuff for +GFX_PWR_SRC	Modify ok.	0.4
4	31	H/W	02/21	Reden	Change board ID to X02 (0011)	Modify ok.	0.4
5	19	H/W	02/21	Reden	Add voltage drop diode for CMOS power (+5V_RUN), and remove D'05 buffer.	Modify ok.	0.4
6	22, 23, 34	H/W	02/21	Reden	populate the 48MHz/bit_clk/keyboard signal termination for EMI issue	Modify ok.	0.4
7	19	H/W	02/21	Reden	Change population option for BACKLITEON,stuff R610 for DSC and stuff R639 for UMA.	Modify ok.	0.4
8	20	H/W	02/21	Reden	Change R611,R612 resistor to 0 for signal quality.	Modify ok.	0.4
9	23	H/W	02/22	Reden	Stuff R485 for Bits issue WI52653	Modify ok.	0.4
10	16	H/W	02/22	Reden	Change thermal setpoint from 85 degrees to 88 degrees, change R242 from 147K ohm to 322K ohm 1% and R247 from 41.2K ohm to 118K ohm 1%.	Modify ok.	0.4
11							
12	19	H/W	02/28	Reden	Add R652 overlap on D26 for CMOS power pop option	Modify ok.	0.4
13	31	H/W	04/03	Reden	Change board ID to X03 (0100)	Modify ok.	0.5
14	16	H/W	04/11	Reden	Switch Q7,Q24 Pin S,D connection	Modify ok.	0.5
15		H/W				Modify ok.	0.5
16		H/W				Modify ok.	0.5
17		H/W				Modify ok.	0.5
18		H/W				Modify ok.	0.5
19		H/W				Modify ok.	0.5
20		H/W				Modify ok.	0.5
21		H/W				Modify ok.	0.5
23		H/W				Modify ok.	0.5
24		H/W				Modify ok.	0.5
25		H/W				Modify ok.	0.5
26		H/W					

DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.		
	Changed-List History 4		
Size	Document Number	Rev	
	LA-3001P	0.3	
Date	Monday, April 17, 2006	Sheet	54 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List) for Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P39	+3.3VALW	0926/2005	Dell	Dell request to change PC30 from 4.7U_1206 to 10U_1206	PC30 change to 10U_1206_10V	X00
2	P40	+1.5V / +1.05V OCP	0926/2005	Dell	+1.5V OCP min = 7.4A, +1.05V OCP min = 9.3A	1.) +1.5V OCP: PR56 change to 124K, PR46 change to 1.43K 2.) +1.05V OCP: PR57 change to 124K, PR47 change to 1.87K	X00
3	P41	+1.8V_SUS	0926/2005	Dell	Contact the FB pin of the controller to the AVDD pin via zero ohm resistor	Add PR202 0 ohm 0603 between FB pin with AVDD pin of PU5 MAX8632	X00
4	P39	+15V_SUS	0926/2005	Compal	Follows COE +15V reference schematics	Unpop PR179 10K_0805	X00
5	P50	+VCC_GFX	0926/2005	Compal	Improve +1.22V_GFX_PCIEP pin7 STBY# and pin5 POK1 pull high resistor of PU13 MAX8632.	Depop PR159, PR160 100K_0402	X00
6	P40	+1.5V / +1.05V	1004/2005	Dell	Improve better phase margin	PC46 change to 330pf/0402/50v	X00
7	P41	+1.8V_SUSP OCP	1004/2005	Dell	Improve 1.8V_SUSP OCP	PR78 change to 84.5K	X00
8	P39	+3.3VALW	1004/2005	Dell	Dell request to populate PC11 at the input to the 3V regulator	Populate PC11 10uf/1206/25V	X00
9	P50	+VCC_GFX	1007/2005	Dell	Dell request to Change PR167 pin 1 contact to +3.3V_RUN	PR167 pin1 contact to +3.3V_RUN	X00
10	P50 P41	+VCC_GFX +1.8V_SUSP	1007/2005	Dell	MAX8632 Just connect pin 24 directly to the exposed pad without using zero ohm resistor .	DEL PR186 and PR79	X00
12	P41	+1.8V_SUSP	1007/2005	Dell	Dell request to populate PR74. (PU5 MAX8632 f from 300K change to 450khz)	Add PR74	X00
13	P43	Charger	1007/2005	Dell	Dell request to change PR174 to 1_0603.	PR174 from 1_0805 change to 1_0603(refer to COE Rev A09)	X00
14							
15	P41	+1.8V_SUSP	1107/2005	Dell	Dell Coe DDR Rev A05 request to del PR70	DEL PR70 Change PR69 from 0 ohm to 1 ohm.	X01
16	P43	Charger	1107/2005	Dell	Dell Coe Cgarger Rev A07 requested	1. Change PR174 from 0_0805 to 1_0603. 2. Add PC175 220P_0402 3. Del PR200, Add PR199 100_0402, PC189 0.01U_0603 PU10 Pin 15 & Pin16 shorted. 4. Add PR144 4.3M 0402. 5. Del PR201. 6. Change PR149 from 59K to 56.2K 0402 7. Change PR150 from 33.2K to 27.4K 0402.	X01

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		Power-Changed-List History	
Size	Document Number	Rev	
	Bali	X01	
Date:	Monday, April 17, 2006	Sheet	55 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List) for

Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
17	P50	+VDD_CORE	1108/2005	Dell	Dell COE Graphics Power reference A07 requested	1. Change PR155 to 1 ohm. 2. Change PR161 from 69.8K to 57.6K. 3. Change PR164 from 118K to 178K. 4. Change PR166 from 301 to 0 ohm. 5. Change PR162 from 1.1K to 1.21K 6. All +5V_RUN change to +5V_SUS. 7. All +3V_RUN change to +3V_SUS.	X01
18	P50	+VDD_CORE	1108/2005	Dell	Follow Coe ref De-pop PR203. Del PR204, H/W has same R632 100k on Page 32 between +3.3V_RUN to PU13 Pin_27.	Del PR203 Del PR204	X01
19	P37	+DC_IN	1202/2005	Dell	Add solder jumper pads in parallel with PL2 & PL3.	Add PJP21, PJP22	X01
20	P43	Charger	1120/2005	Dell	Dell COE Charger reference A09 requested	De pop PC189 Add PC191	X01
21	P42	+VCC_CORE	1120/2005	Compal	Improve VCC-CORE OCP to 55A. (original design X00 PR109 191K OCP point 45A only.)	Change PR109 to 160K	X01
22	P37 P38 P39 P40 P41 P42 P43 P50	EMI Bead	1122/2005	Compal	Change Footprint 'L_1812' to "L-1812-S" for 2nd source	Change PL2, PL5, PL6, PL9, PL12, PL14, PL19, PL21 footprint to L_1812-S for 2nd source	X01
23	P39	3.3VSRRC	1124/2005	Dell	Nopop PQ39 since this will not be needed once the EC HUB is removed.	Unpop PQ39	X01
24	P42	+VCC_CORE	1130/2005	Compal	Tokin inductor 0.45uH/27A rusted on surface after storage test.	change PL15, PL16, PL17 to Panasonic ETQP4LR45XFC (0.45uH 10% Lead Free)	X01
25	P50	+VDD_CORE	1201/2005	Dell	Improve +3.3V_RUN leakage at S3 mode	1. Change PR167 Pin_1 net name from +3.3V_SUS change to +3.3V_RUN 2. Change PR159, PR160 Pin_1 net name from +3.3V_SUS change to +3.3V_RUN	X01
26	P43	Charger	1201/2005	Dell	CoE Charger Ref A10 request: Deeply discharged battery problem.	Add PR208, PD20	X01
27	P50	+VDD_CORE	1202/2005	Dell	Change PR167 to 4.7K to fix stair step issue seen on signal.	Change PR167 to 4.7K	X01
28	P40	+1.5V_RUN	1202/2005	Dell	Add PC192 0.1uF cap to pin 21 of PU4 for power-up sequencing. Also add PD20 diode in parallel with PR59 for power-down sequencing.	Add PC192, PD21	X01
29	P37	DC_IN	1206/2005	Dell	ChangePR9 from 4.7K to 10K. The existing 4.7K exceeds power dissipation rating of 0603 size at 20V.	Change PR9 from 4.7K to 10K	X01
30	P43	Charger	1206/2005	Dell	Unpop PQ27, PR126	Unpop PQ27, PR126	X01
31	P44	+15VP	1206/2005	Dell	Add a PR209 150 ohm between PD19 Pin_3 and PD18 Pin_2 to prevent +15V_SUS short cause PD18 damage.	Add PR209 150 ohm	X01

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		Power-Changed-List History	
Size	Document Number	Rev	
	Bali	X01	
Date:	Monday, April 17, 2006	Sheet	56 of 73

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL') THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R.

List) for Power Circuit

Request Owner

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	
32	P49	+VDD_CORE	1207/2005	Dell	Dell require to update.	Change PC98 from 680PF to 390PF	X01
33	P38 P40	Battery Conn +1.5V RUNP/+VCCP_1P05VP	1212/2005	Dell	Dell require to update.	1.Add 2200pF_0402 and 0.1uF_0402 unpop Cap at PJBAT1 pin 5 to GND. 2.Change PC192 from 0.1U to 0.47 uF. 3.Pop PC48.	X01
34	P39	+15V_CHAGRE PUMP	0215/2006	Dell	Dell require to update.	Unpop all 15v charge pump components 1.PU15 AND Gate change to SN74LVC1G08 (+-32mA) 2.Increase cap value PC190 at the AND gate Vcc from 0.1uf to 0.47uf. 3. Change PR209 to 0 ohm (There are already 100k resistor for protection against excessive short current.) 4. Add new PR210 7.5k in series with AND Gate input to PWM path from U20. 5. Change out gate resistor PR207 from 300 ohm to 120 ohm.	X02
35	P42	+VCC_CORE	0223/2006	Compal	Acoustic noise concern	Populate PC76 220uF AL Cap	X02
36	P39	+5V_SUSP	0215/2006	Compal	Power components PL8 interfere with log low	PL8 from 4.7u_STQB125A-4722PF 8A (5.7mm) change to STQB1250-4722APF 7A (5mm).	X02
37	P40	+1.5V_RUNP	0215/2006	Dell	Power components PL10 interfere with log low (pad short risk)	PL10 change to SIL1045K-3R8-R 8A	X02
38		+VCC_CORE	0407/2006	Dell	Acoustic noise concern	PC98 from 390pf change to 470pf	X02
39	P42	+VCC_CORE	0412/2006	Dell	Dell require to depopulation.	Depop PR119 and PR122	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power-Changed-List History

Title	Bali		
Size	Document Number	Date	Rev
		Monday, April 17, 2006	X01