




MA8 BLOCK DIAGRAM



Merom / Crestline / ICH8-M







GCLK_SEL = FCTSEL1

FCTSEL1 (PIN6)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96	DOT96#	SRC-1/LCDDT_100	SRC-1#LCDDT_100
1 = External VGA	SRC-0	SRC-0#	27Mout-NSS	27Mout-SS



CPU Clock select


FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100.00	100	33
0	0	1	133.33	100	33
0	1	1	166.66	100	33
0	1	0	200.00	100	33
0	0	0	266.66	100	33
1	0	0	333.33	100	33
1	1	0	400.00	100	33
1	1	1	200.00	100	33



PROJECT : M48
Quanta Computer Inc.


Size A3 Document Number **CLOCK GENERATOR** Rev 1/A
 Date: Saturday, June 23, 2007 Sheet 2 of 44

CPU Thermal monitor




Layout Note:
Layout Note:Routing 10:10 mils and away from noise source with ground guard

CPU FAN




Populate ITP700Flex for bringup



ITP700 layout guidelines			
Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm ± 5%	VCCP	Place the pull-up near CPU
TMS	39 ohm ± 1%	VCCP	Within 200ps of ITP connector
TRST#	500 to 680 ohm ± 5%	GND	Place the pull-up near CPU
TCK	27 ohm ± 1%	GND	Connect to TCK pin of CPU and then connect it to FBO pin of ITP connector in daisy chain. Place the pull-down near TCK0 pin of ITP connector
TDO	51 ohm ± 5%	VCCP	Place the pull-up near CPU
RESET#	22.6 ohm ± 1% series resistor and pullup 51 ohm ± 1%.	VCCP	Connect to CPURST# pin of GMCH through the series resistor placed within 200ps of ITP connector. Place the pull-up after the series resistor from ITP connector.

CPU (HOST)




<check list>
Default PU 56ohm if no use Serial R NC
If connect to power side PU 75ohm.

Layout Note:
Comp0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.

Layout Note:
ICH_DPRSTP# need to daisy chain from ICH8 to IMVP6 to CPU.

Layout Note:
Place voltage divider within 0.5" of GTLREF pin




Layout Note:
Place C close to the CPU_TEST4 pin. Make sure CPU_TEST4 routing is reference to GND and away from other noisy signal.



+VCC_CORE


U12C	VCC	AB
A7	VCC[001]	AB20
A9	VCC[002]	AB7
A10	VCC[003]	AC7
A12	VCC[004]	BC9
A13	VCC[005]	AC12
A15	VCC[006]	AC13
A17	VCC[007]	AC15
A18	VCC[008]	AC17
A20	VCC[009]	AC18
B7	VCC[010]	AD7
B9	VCC[011]	AD9
B10	VCC[012]	AD10
B12	VCC[013]	AD12
B14	VCC[014]	AD14
B15	VCC[015]	AD15
B17	VCC[016]	AD17
B18	VCC[017]	AD18
B20	VCC[018]	AE9
C9	VCC[019]	AE10
C10	VCC[020]	AE12
C12	VCC[021]	AE13
C13	VCC[022]	AE15
C15	VCC[023]	AE17
C17	VCC[024]	AE18
C18	VCC[025]	AE20
D9	VCC[026]	AF9
D10	VCC[027]	AF10
D12	VCC[028]	AF12
D14	VCC[029]	AF14
D15	VCC[030]	AF15
D17	VCC[031]	AF17
D18	VCC[032]	AF18
E7	VCC[033]	AF20
E9	VCC[034]	
E10	VCC[035]	VCCP[01]
E12	VCC[036]	VCCP[02]
E13	VCC[037]	VCCP[03]
E15	VCC[038]	VCCP[04]
E17	VCC[039]	VCCP[05]
E18	VCC[040]	VCCP[06]
E20	VCC[041]	VCCP[07]
F7	VCC[042]	VCCP[08]
F9	VCC[043]	VCCP[09]
F10	VCC[044]	VCCP[10]
F12	VCC[045]	VCCP[11]
F14	VCC[046]	VCCP[12]
F15	VCC[047]	VCCP[13]
F17	VCC[048]	VCCP[14]
F18	VCC[049]	VCCP[15]
F20	VCC[050]	VCCP[16]
AA7	VCC[051]	
AA9	VCC[052]	
AA10	VCC[053]	
AA12	VCC[054]	
AA13	VCC[055]	
AA15	VCC[056]	
AA17	VCC[057]	
AA18	VCC[058]	
AA20	VCC[059]	
AB9	VCC[060]	
AC10	VCC[061]	
AB10	VCC[062]	
AB12	VCC[063]	
AB14	VCC[064]	
AB15	VCC[065]	
AB17	VCC[066]	
AB18	VCC[067]	


<REV.NO. 0.5/REF.NO.19343>
 Ivcc Max 52A
 Ivccp Max 6A(VCCP supply before Vcc stable)
 Max 2A(VCCP supply after Vcc stable)
 Ivcca Max 130mA




U12D


Pin	Signal	Pin	Signal
A4	VSS[001]	VSS[082]	P21
A8	VSS[002]	VSS[083]	P24
A11	VSS[003]	VSS[084]	R2
A14	VSS[004]	VSS[085]	R5
A16	VSS[005]	VSS[086]	R22
A19	VSS[006]	VSS[087]	R25
A23	VSS[007]	VSS[088]	T1
AE2	VSS[008]	VSS[089]	T4
B8	VSS[009]	VSS[090]	T23
B11	VSS[010]	VSS[091]	T26
B13	VSS[011]	VSS[092]	U3
B16	VSS[013]	VSS[094]	U6
B19	VSS[014]	VSS[095]	U21
B21	VSS[016]	VSS[096]	U24
B24	VSS[015]	VSS[097]	V2
C5	VSS[016]	VSS[097]	V5
C8	VSS[017]	VSS[098]	V22
C11	VSS[019]	VSS[099]	V25
C14	VSS[020]	VSS[100]	W1
C16	VSS[021]	VSS[102]	W4
C2	VSS[022]	VSS[103]	W23
C22	VSS[023]	VSS[104]	W26
C25	VSS[024]	VSS[105]	Y3
D1	VSS[025]	VSS[106]	Y6
D4	VSS[026]	VSS[107]	Y21
D9	VSS[027]	VSS[108]	Y24
D13	VSS[028]	VSS[109]	AA2
D16	VSS[029]	VSS[110]	AA5
D19	VSS[030]	VSS[111]	AA8
D23	VSS[031]	VSS[112]	AA11
D26	VSS[032]	VSS[113]	AA14
E6	VSS[033]	VSS[114]	AA16
E8	VSS[034]	VSS[115]	AA19
E11	VSS[035]	VSS[116]	AA22
E14	VSS[036]	VSS[117]	AA25
E16	VSS[037]	VSS[118]	AB1
E19	VSS[038]	VSS[119]	AB4
E21	VSS[039]	VSS[120]	AB8
E24	VSS[040]	VSS[121]	AB11
F5	VSS[041]	VSS[122]	AB13
F8	VSS[042]	VSS[123]	AB16
F11	VSS[043]	VSS[124]	AB19
F13	VSS[044]	VSS[125]	AB23
F16	VSS[045]	VSS[126]	AB26
F19	VSS[046]	VSS[127]	AC3
F22	VSS[047]	VSS[128]	AC6
F25	VSS[048]	VSS[129]	AC8
G4	VSS[049]	VSS[130]	AC11
G1	VSS[050]	VSS[131]	AC14
G23	VSS[051]	VSS[132]	AC16
G26	VSS[052]	VSS[133]	AC19
H3	VSS[053]	VSS[134]	AC21
H6	VSS[054]	VSS[135]	AC24
H21	VSS[055]	VSS[136]	AD2
H24	VSS[056]	VSS[137]	AD5
J2	VSS[057]	VSS[138]	AD8
J22	VSS[058]	VSS[139]	AD11
J25	VSS[059]	VSS[140]	AD13
K1	VSS[060]	VSS[141]	AD16
K4	VSS[061]	VSS[142]	AD19
K23	VSS[062]	VSS[143]	AD22
K26	VSS[063]	VSS[144]	AD25
L3	VSS[064]	VSS[145]	AE1
L6	VSS[065]	VSS[146]	AE4
L21	VSS[066]	VSS[147]	AE8
L24	VSS[067]	VSS[148]	AE11
M2	VSS[068]	VSS[149]	AE16
M5	VSS[069]	VSS[150]	AE19
M22	VSS[070]	VSS[151]	AE23
M25	VSS[071]	VSS[152]	AE26
N1	VSS[072]	VSS[153]	A2
N4	VSS[073]	VSS[154]	AF6
N23	VSS[074]	VSS[155]	AF8
N26	VSS[075]	VSS[156]	AF11
P3	VSS[076]	VSS[157]	AF13
	VSS[077]	VSS[158]	AF16
	VSS[078]	VSS[159]	AF19
	VSS[079]	VSS[160]	AF21
	VSS[080]	VSS[161]	A25
	VSS[081]	VSS[162]	AF25
	VSS[163]	VSS[163]	




PROJECT : MA8
Quanta Computer Inc.

Size A3	Document Number GMCH HOST(1 of 6)	Rev 1/A
Date: Saturday, June 23, 2007	Sheet 5 of 44	






PROJECT : MA8
Quanta Computer Inc.

Size A3 Document Number GMCH DDR/Strap(3 of 6) Rev 1/A
 Date: Saturday, June 23, 2007 Sheet 7 of 44

GMCH 1.05V	current(A)	Remark
VCC Core	1.573	(1.3A for external GFX)
VCC_AXG	7.7	for integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	



Layout Note:
Place C139 where
LVDS and DDR2
taps.

Layout Note:
370 mils
from edge.

Layout Note:
Inside GMCH
cavity.


Layout Note:
370 mils from edge.

Layout Note:
Inside GMCH cavity for VCC_AXG.

Layout Note:
Inside GMCH cavity
for VCC_AXG.

Layout Note:
Place close to GMCH edge.






22nF & 0.1uF for VCC_TVDA: C_R should be placed within 250 mils from Crestline.

If:SDVO Disabled,VCCD_LVDS to GND.
If:SDVO Enabled,VCCD_LVDS to +1.8V.

PROJECT : MA8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	GMCH Power-2(5 of 6)	2A
Date:	Saturday, June 23, 2007	Sheet 9 of 44



PROJECT : MAS
Quanta Computer Inc.

Size A3	Document Number GMCH Power-3(6 of 6)	Rev 1/A
Date: Thursday, June 07, 2007	Sheet 10 of 44	

Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal

CFG[17:3] Have internal Pull-up


CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--




SDVO Present

Strap define at External DVI control page

FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




Layout Note:
Location of all MCH_CFG strap resistors needs to be close to minimize stub.




DDRII A CHANNEL


Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.



DDRII B CHANNEL



(7,13) DDR_A_MA[0..13]




Please these resistor closely DIMMA, all trace length < 750 mil.

Please these resistor closely DIMMB, all trace length < 750 mil.

DDR2 Thermal Sensor SO-DIMM 0 & 1


Uninstall



PROJECT : MA8
Quanta Computer Inc.


Size: Custom | Document Number: **DDR RES. ARRAY** | Rev: 1A
 Date: Saturday, June 23, 2007 | Sheet: 12 of 44

A is required to route to Top SoDIMM for AMT to function. This will need to change for M08



PC4800 DDR2 SDRAM SO-DIMM (200P)

PC4800 DDR2 SDRAM SO-DIMM (200P)




Place these Caps near So-Dimm1.

Place these Caps near So-Dimm2.

PROJECT : MA8
Quanta Computer Inc.

RTC



Circuit for rechargeable RTC BAT.



SB Strap

ICH8M Internal VR Enable Strap
(Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)


ICH_INTVRMEN Low = Internal VR Disabled
High = Internal VR Enabled(Default)

ICH8M LAN100 SLP Strap
(Internal VR for VccLAN1.05 and VccCL1.05)

ICH_LAN100_SLF Low = Internal VR Disabled
High = Internal VR Enabled(Default)







Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R430, R434, R199 & R200 should equal distance to the T split trace point as R428, R435, R195 & R204 respective. Basically, keep the same distance from T for all series termination resistors.



Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.

XOR Chain Entrance Strap


ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1



Layout Note: Placement close SB L<2"










Place TX DC blocking caps close ICH8.



Layout Note:
DMI_IRCOMP_R < 500mils





Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.

SB-PCI










PROJECT : M48
Quanta Computer Inc.


Size A3 Document Number ICH8M PCIE(2 of 4) Rev 2A
Date: Saturday, June 23, 2007 Sheet 15 of 44




If no use internal LAN MAC connect LAN_RST# to PLTRST#
Use internal LAN MAC connect LAN_RST# to RSMRST# should go high no sooner than 10 ms after both VccLAN3_3 and VccLAN1_5 have reached their nominal I voltages.



Board ID	ID3	ID2	ID1	ID0	Remark
1.Default (C-test)	1	1	1	1	
2.RSV	1	0	0	0	
3.RSV	1	0	0	1	
4.RSV	1	0	1	0	
5.RSV	1	0	1	1	
6.RSV	1	1	0	0	
7.RSV	1	1	0	1	
8.RSV	1	1	1	0	




PROJECT : M48
Quanta Computer Inc.




PROJECT : MA8
Quanta Computer Inc.

Size: Document Number
 Custom: ICH8M Power(4 of 4)
 Date: Monday, June 11, 2007


Rev: 1A
 Sheet 17 of 44




BACKLIGHT CONTROL



LCD CONNECTOR(Include WEB CAM function)




PANEL VCC CONTROL




PROJECT : MA8
Quanta Computer Inc.

Size A3	Document Number LVDS/LCD CONN/LID/WEB CAM	Rev 2A
Date: Saturday, June 23, 2007		Sheet 18 of 44



CRT PORT




BTB CONN


EC A-17

TOP view

Orange LED	Green LED
Solid Link	Solid 100Mb Link
Blink Data Transfer	Off >100Mb Link
Off No Link	






RJ45




EC B-08

for 93C56 used. NC if 93C46 is used.



BLOCK A is only for RTL8101E application.




PARTS REFERENCE	RTL8101E	RTL8111B
R14 R15 R16 R17	ASM	NoASM

PROJECT : M48
Quanta Computer Inc.

Size A3 Document Number LAN-REALTEK 8101E Rev 2A
 Date: Saturday, June 23, 2007 Sheet 20 of 44

T : Stuffed for RTL8111B(10/100/1000)

E : Stuffed for 8101E(10/100)



all component place near lan power mosfet

these CAP are for LAN CHIP LANVCC pins--C357, C353, C343 and C7.placement close lanchip

these CAP are for LAN CHIP LAN_A3.3 pins- C329 and C319.placement close lan chip

these cap are for lan chip LAN_A1.8 pins--C315, C316, C317 and C318. placement close chip

these cap are for lan chip LAN_E1.8 pins, such as C346 and C333. placement close lan chip

these cap are for lan chip LAN_D1.5 pins-- C314,C342,C347,C350,C354,C327,C349,C352, C356 and C355.placement close lanchip

Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q1	Q18
RTL8111B	Need	Need
RTL8101E	N/A	N/A

PROJECT : MAS
Quanta Computer Inc.

Size A3 Document Number LAN POWER Rev 1/A
 Date: Saturday, June 23, 2007 Sheet 21 of 44

Note:


SP0	SD/MMC	MS	XD
SP0			XD CD#
SP1			XD CD#
SP2	SD	WP	
SP3	SD	CD#	
SP4			XD D4
SP5		MS BS	XD D5
SP6	SD DAT1	MS D1	XD D3
SP7	SD DAT0	MS D0	XD D6
SP8	SD DAT7	MS D2	XD D2
SP9		MS INS#	
SP10	SD DAT6	MS D3	XD D7
SP11	SD CLK	MS SCLK	XD D1
SP12	SD DAT5		XD D0
SP13	SD DAT4		XD WP#
SP14			XD R/B#
SP15	SD DAT3		XD WE#
SP16	SD DAT2		XD RE#
SP17			XD CE#
SP18			XD ALE
SP19			XD CLE



7 IN 1 CARD-READER (PUSH-PUSH)
Support MMC/SD/MS/xD/CF/SM Cards

EC B-07


SP0	R742	33 4	SM CD#
SP1	R748	33 4	XD CD#
SP2	R737	33 4	SD WP
SP3	R753	33 4	SD CD#
SP4	R744	33 4	XD D4
SP5	R746	33 4	XD D5/MS BS
SP6	R756	33 4	SD DAT1/XD D3/MS D1
SP7	R745	33 4	SD DAT0/XD D6/MS D0
SP8	R755	33 4	SD DAT7/XD D2/MS D2
SP9	R754	33 4	MS INS#
SP10	R752	33 4	MS D3/SD DAT6/XD D7
SP11	R741	33 4	XD D1/SD CLK/MS SCLK
SP12	R743	33 4	SD DAT5/XD D0
SP13	R740	33 4	SD DAT4/XD WP#
SP14	R747	33 4	XD R/B#
SP15	R739	33 4	SD DAT3/XD WE#
SP16	R751	33 4	SD DAT2/XD RE#
SP17	R738	33 4	XD ALE
SP18	R749	33 4	XD CE#
SP19	R750	33 4	XD CLE



PROJECT : M48
Quanta Computer Inc.

Size A3 Document Number **RTSS158 CONTROLLER** Rev 1/A

Date: Saturday, June 23, 2007 Sheet 22 of 44



STAC9200

PC BEEP

Int. Stereo Speakers

**MAX9789A
TQFN 32PIN**

EXT. Mic in



- Port A -- System headphone Jack (JD : HP_PLG)
- Port B -- System Stereo Microphone Jack (JD : MIC1_PLG)
- Port C -- System Int. Mono Microphone
- Port D -- System Speaker (JD : N/A)


GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

PROJECT : MA8
Quanta Computer Inc.




EC A-05

For MDC Module








MiniCard WLAN connector 1





EC A-09

MiniCard connector 2 (Reserved)





PROJECT : M48
Quanta Computer Inc.


Size A3	Document Number MiniCard connector	Rev 2A
Date: Saturday, June 23, 2007	Sheet 25 of 44	





USB-0




USB-3




USB-1





USB-2



BLUETOOTH CONNECTOR



 PROJECT : MA8 Quanta Computer Inc.			
			Size A4
Date: Saturday, June 23, 2007	Sheet 28	of 44	



Layout Note:
Place all capacitors close to IT8512.

Layout Note:
net "3VPCU" and "RTC_VCC"
minimum trace width 12mils.

IT8512

Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.

Note 2 :
(1) Each input pin should be driven or pulled.
(2) Each output-drain output pin should be pulled.

TMKBC Function





	High	Low
Enable	Enable	Disable
Disable	Disable	Enable

R3444 FLASH TYPE SELECT

	High	Low
LPC/FWH FLASH ROM	High	Low
SPI FLASH ROM (Default)	Low	High

- MBCLK R121 4.7K 4
- MCDATA R120 4.7K 4
- ABCLK R125 4.7K 4
- ABDATA R124 4.7K 4
- MY16 R210 10K 4
- MY17 R211 10K 4
- LPCPD R178 10K 4
- CIR TX R142 10K 4
- CIR IN R143 10K 4
- EC GP65 R209 4.7K 4
- EC GP61 R123 10K 4
- EC GP67 R126 10K 4
- EC GP4 R191 10K 4
- EC GP12 R198 10K 4

- BLC# R183 100K 4
- BAT_RED_LED# R137 10K 4
- BAT_GREEN_LED# R122 10K 4




Layout Note:
32.768KHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.


PROJECT : MAB
Quanta Computer Inc.

Size: Custom Document Number: KBC-IT8512 Rev 1A
Date: Saturday, June 23, 2007 Sheet 29 of 44


TOUCHPAD SWITCH CONN




EC A-16
EC B-04




KEYBOARD



30




EC A-18
SWITCH BOARD



EC B-16



LED INDICATOR









EC B-17

EC C-01

WIRELESS LED





NEWCARD





PROJECT : MA8
Quanta Computer Inc.

THIS PAGE INTENTIONALLY LEFT BLANK


		PROJECT : MA8
		Quanta Computer Inc.
Size A4	Document Number BLANK	Rev 1A
Date: Thursday, June 07, 2007	Sheet 32	of 44








Maximum current: 10A
OCP:12A



If OCP=20A <-----Electrical load
 $V_{in}=19V$; $V_o=1.8V$; $F_{sw}=300K$
 Inductor ripple current= $(V_{in}-V_o)*D/(L*F_{sw})=3.6A$
 $V_{th}(\text{phase-ground})=I_o*R_{ds(on)}=(20-3.6/2)*(4.8m\Omega/2)=43.6mV$
 $V(ILIM)=10*V_{th}=0.436V$


If $PR123=10.7K$; $V_{REF}=2V/50\mu A$
 $PR121=PR123*[V_{REF}-V(ILIM)]/V(ILIM)=10.7K*(2-0.436)/0.436=38.3K$

0.9 Volt +/-5%
Maximum current 1.2A



PROJECT : MA8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.8V_SUS & +0.9V_DDR_VTT	1A
Date:	Saturday, June 23, 2007	Sheet 36 of 44





Maximum Current: 17.81A
OCP: 20A

Maximum Current: 2.96A
OCP: 5A

Inductor ripple current
 $(V_{in}-V_o) * V_o / L / F_{sw} / V_{in}$
 $= (19 - 1.25) * 1.25 / 3.8 \mu / 400K / 19$
 $= 0.76A$


$I_{ocp} = 5 - (0.76 / 2) \sim 4.62A$
 $V_{th} = 4.62A * 27m\Omega = 125mV$
 $R(I_{lim}) = (125mV * 10) / 5\mu A$
 $\sim 249K \text{ --- PR132}$

$I_{ocp} = 20 - (2 / 2) \sim 19A$
 $V_{th} = 19A * (4.8m\Omega / 2) = 45.6mV$
 $R(I_{lim}) = (45.6mV * 10) / 5\mu A$
 $\sim 93.1K \text{ --- PR131}$




PROJECT : M48
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.25V & +1.05VCCP	(A)
Date: Saturday, June 23, 2007		Sheet 37 of 44





1.5V
2.76A

$$V_{out} = 0.8(1 + R1/R2) = 0.8(1 + 17.8K/20K) = 1.512V$$




PROJECT : MAB
Quanta Computer Inc.

Size Custom	Document Number CPU CORE POWER	Rev 1A
Date: Saturday, June 23, 2007	Sheet 39	of 44




EC A-23 EC B-11

CPU SCREW HOLE




EC A-08

MINI PCI-E SCREW HOLE 2





MINI PCI-E SCREW HOLE 1




EC A-06

MDC SCREW HOLE



MODEM



PROJECT : MAS
Quanta Computer Inc.

A-test to B-test EC list

MA8 Schematic EC Tracking Record A (for A --> B) JAN. 22, 2007

EC #/Page/Description/Part Affected

- EC A-01 /31/ Add C531 & U24 to prevent leakage of current.
- EC A-02 /30/ Remove CN2,L27,R322,R323 to eliminate Finger Print function according to latest hardware spec. from customer.
- EC A-03 /18/ Remove resistor array chip RN2-RN9(0 Ohm) for LVDS
- EC A-04 /15/ Add pull high resistor R322(10K_4) to OC#7
- EC A-05 /24/ Change MODEM from MOM(modem on motherboard) to MDC(modem daughter card).So replace whole page of SILICON SI3054+SI3080(MODEM) with MDC board to board Conn. schematic. R494,R495,C532,C533,CN27 were added in this schematic.
- EC A-06 /41/ Add MDC SCREW HOLE==>HOLE28,HOLE29.
- EC A-07 /23/ Remove R464 & depop R459 to normalize VOLMUTE# function
- EC A-08 /41/ Depop 2 MINI PCI-E SCREW HOLE ==>HOLE12,HOLE13.
- EC A-09 /25&15/ Depop MiniCard connector 2 and related parts as following list CN25,R96,R97,Q30,R380,R381,R390,C451,C457,C473,C474,C483,C450,C458,C480,D23,C185,C186
- EC A-10 /18/ Remove R76 & R350 which connect to INT_LVDS_EDIDDATA & INT_LVDS_EDIDCLK respectively.
- EC A-11 /18/ Remove C432, add R504,R464,R496,R497 for camera function
- EC A-12 /14/ Change RTC from rechargeable to NON rechargeable.So, disable charging circuit by depop Q7,R186,R187,R205,R206 & replace CN5(Wire type) by BT1(Socket type).
- EC A-13 /09/ Replace L9 with R498 & add C534(CRT signal quality)
- EC A-14 /23/ Change the value of C301 & C302 from 1U/10V/X5R_6 to 2.2U/6.3V/X5R_6 for internal MIC function. Add internal MIC schematic including following parts,R499,C536,R501,C535,C538,R503,CN28,R519,R520,C537,U25.
- EC A-15 /41/ Add HOLE30 for keyboard
- EC A-16 /30/ Change touchpad from TM61~G307 to TM61~G372 for cost down reason. But reserve schematic of G307 ,so add R505-R518 for the convenience of making option between G307 & G372.
- EC A-17 /20/ Remove D16-D18,C2,C5 and add R194 for cost down reason.
- EC A-18 /30/ Add CN2 for switch board.
- EC A-19 /09/ Connect Pin AH50 & AH51 of U17 to +VCC_PEG, depop C542,C468,L35
- EC A-20 /20/ Change U1 from NS892405 to NS892404 for layout
- EC A-21 /20/ Add C600 for better signal integrity due to PCIE_TX6-/GLAN_TX- & PCIE_TX6+/GLAN_TX+ change reference plane on MB.
- EC A-22 /20/ Delete CHASSIS_GND which connect with RJ45 for ESD. Remove C1,C11,C303,C305
- EC A-23 /41/ Change Hole6,Hole7,Hole8,Hole9 to non-PTH hole to improve ESD.
- EC A-24 /19/ Change L10,L11,L12 to 0 Ohm, depop C161,C162,C163,C169,C170,C171 to improve CRT performance.

B-test to C-test EC list

MA8 Schematic EC Tracking Record B (for B --> C) MAR. 20, 2007

EC #/Page/Description/Part Affected

- EC B-01 /03/ Reverse pin define of CN17 for layout.
- EC B-02 /23/ Add R521(1K ohm) to pull down MIC_DET for no MIC sku
- EC B-03 /22/ Change the Y1, 12MHz (foot print: XTAL-3_2X2_5-2_3X1_9) to the big size (Y5: FSX-7B) for cost down reason.
- EC B-04 /30/ Remove R505-R518 which provide the option between TM61~G307 & TM61~G372 on B-test. C-test will use only TM61~G372.
- EC B-05 /03/ Stuff ITP resistor R7,R8,R12,R13,R29.
- EC B-06 /06/ R61,R62,R63 change to 0 Ohm for cost down.
- EC B-07 /22/ Change R737-R756 from 0ohm to 33ohm.
- EC B-08 /20/ Connect pin13-16 of CN13 to GND to improve ESD.
- EC B-09 /19/ Change L10,L11,L12 to BK1608HS600-T, pop up C161,C162,C163,C169,C170,C171 to improve EMI.
- EC B-10 /18/ Add C432(1000p) to +5V at pin32 of CN3.
- EC B-11 /41/ Connect Hole6-9 to GND to improve ESD.
- EC B-12 /23/ C282,C283,C284,C285 change from capacitor to varistor.
- EC B-13 /03/ Add varistor C539,C540,C541 in parallel to ITP_DBRESET#,H_RESET# & ITP_TRST# respectively.
- EC B-14 /23/ Add R316 & R317 both 0ohm resistor between analog GND plane and digital GND.
- EC B-15 /02/ Remove R104(GCLK_SEL) due to MA8 don't support external VGA
- EC B-16 /29/30/ Remove Q14,Q16 and change NUMLED#/CAPLED# to low active for cost down reason.
- EC B-17 /30/ Change PWRLLED schematic for cost down reason.

C-test to FAI EC list

MA8 Schematic EC Tracking Record C (for C --> FAI) June. 01, 2007

EC #/Page/Description/Part Affected


EC C-01 /30/ Add D17 to discharge C543 when power off. So, D15 will not light up at the beginning of power turn on.

EC C-02 /26/ Add pull high R256(4.7K) & R255(8.2K) separately to IDE_IRQ & IDE_DIORDY according to intel DSGL.

EC C-03 /23/ Add C546,C547,C548 for ESD solution.

EC C-04 /41/ Add Hole32.

EC C-05 /39/ Add back PC70 for +VCC_CORE

		PROJECT : MA8
		Quanta Computer Inc.
Size Custom	Document Number EC list	Rev 3A
Date: Tuesday, June 12, 2007	Sheet 44 of 44	