


BD8 Richland/Comal Block Diagram

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : PWR
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT



POWER SYSTEM

- ISL88731CHRTZ-T
- TPS51123A
- TPS51216RUKR
- TPS51211DSCR
- TPS51211DSCR
- OSL6277
- G9661-25ADJF12U
- ISL95870AHRUZ-L

CHARGER

- +15V
- +3VPCU
- +3V_S5
- +3V
- +5VPCU
- +5V_S5
- +5V

SMDDR_VTERM

- +SMDDR_VREF
- +1.5VSUS
- +1.5V_S5
- +1.5V

+1.2V_VDDPR

+1.1V_DUAL

- +1.1V

+VDD_CORE

- +VDDNB_CORE

+2.5V_VDDA DISCHARGE

+VGPU_CORE

- +3V_GPU
- +1.8V_GPU
- +1.5V_GPU
- +1V_GPU

Table of Contents

PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3 - 6	Processor	CPU
7 - 11	FCH	CLG
8	RTC	RTC
12 - 13	DDRIII SO-DIMM	DDR
14 - 21	Thames/Seymour(M2)	VGA
22 - 23	VRAM - DDR3	VGA
24	PX	VGA
25	USB Connector	USB
	USB 3.0 Redriver	U3B
	USB Sleep Charger	SLC
26	TRAVIS Decoder	LDS
27	HDMI comm part	HDM
	Touch Screen	TSN
28	Atheros LAN	LAN
29	Codec (CX20671-21Z)	ADO
30	MINI Card (Wi-Fi & WIMAX)	MNW
31	Card reader	MMC
	LED	LED
32	VGA Connector	VGA
	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
33	HDD	HDD
	ODD	ODD
34	Thermal	THC
	FAN	THC
35	KeyBoard	KBC
	TP&FP board	TPD,FPD
	Power SW	PSW
36	EC NPCE885LA0DX	KBC
37	Charger (ISL88731CHRTZ-T)	PWM
38	System 5V/3V	PWM
39	DDR 1.5V	PWM
40	+1.2V_VDDPR	PWM
41	+1.1V_DUAL	PWM
42	+VCC_CORE 2+1	PWM
43	Discharge	PWM
44	GPU_CORE	PWM
45	Power Sequence	
46	Change List	

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
+VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3VPCU	+3.3V	AC/DC Insert enable	S0-S5
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P	S0
+1.5VSUS	+1.5V	S5_ON	S0-S3
+1.5V	+1.5V	MAIN_ON	S0
+1.2V_VDDPR	+1.2V	VDDA_PWRGD	S0
+1.1V_DUAL	+1.1V	+1.1V_DUAL ₂ EN	S0-S5
+1.1V	+1.1V	MAIN_ON	S0
+VDD_CORE	~	VDDA_PWRGD	S0
+VDDNB_CORE	~	VDDA_PWRGD	S0
+VGPU_CORE		PX_MODE	S0
+1.8V_GPU	+1.8V	PE_GPIO1	S0
+1V_GPU	+1V	DGPU_PWREN	S0
+3V_GPU	+3.3V	PE_GPIO1	S0
+1.5V_GPU	+1.5V	PX_MODE_D	S0
+2.5V_VDDA	+2.5V	MAIN_ON	S0

GND PLANE	PAGE
GND_SIGNAL	32
8769GND	36
	28
GND	ALL
ADOGND	29


ITEM	Value Code	FUNCTIONS
1	CEC@	CEC
2	Debug@	HDT+ Debug
3	EV@	DISCRETE
4	IV@	UMA
5	U3@	Internal USB 3.0
6	1G4@	VRAM 1Gb*4
7	1G8@	VRAM 1Gb*8
8	2G@	VRAM 2Gb
9	AMD@	AMD VRAM
10	DIS@	DISCRETE
11	M2@	M2 FCH
12	M3@	M3 FCH
13	NMP@	LPC Debug Card
14	PX4@	PX4 Mode
15	PX5@	PX5 Mode
16	Sam@	Samsung VRAM
17	U2@	USB 2.0 (colay W USB 3.0)
18	E@	EMI

For Internal Check Only



HDT+ Connector

Debug only



Close by HDT+ Conector




Quanta Computer Inc.

PROJECT :Richland

Size	Document Number	Rev
	APU 1/4(PCIE/UMI/GPP/HDT)	1A
Date:	Saturday, January 26, 2013	Sheet 3 of 47



For Internal Check



Piledriver APU

Piledriver APU


FAN Control <THC>



Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	APU 2/4(DDR3 MEM I/F)	1A
Date:	Saturday, January 26, 2013	Sheet 4 of 47

1017 AMD FAE suggest (DG_1.05)




Note: CLK_APU_HCLKP/n is 100MHZ SSC
 Note: CLK_DP_NSSCP/n is 100MHZ non-SSC

Piledriver APU

BOOT VOLTAGE			
SVC	SVD	VFIX +VDD =VCC/GND	VFIX +VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8

CPU Thermal sensor / MB Local TEMP



Rset (Kohm) = 0.0012 * T - 0.9308T + 96.147, Shut down on 76dgree
 Hysteresis is 30C

FS1R1 signals is for detect CPU TYPE and protect it.
 FS1R1 CPU this pin is N.C
 FS1R2 CPU this pin is LOW can remove it at MP

DMAACTIVE_L controls oprry and exit from the sleep and power states

















Note: To override VID, Remove Rd, Re, Rf, install Rc set VID via SVC + SVD option RES.

APU_PWRGD have pull up 300ohm to +1.5V on page 4

for normal operation open Ra, Rb, Rc

APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




FOR INTERNAL USE ONLY

Piledriver APU

Quanta Computer Inc.
PROJECT : Richland


Size	Document Number	Rev
	APU 4/4(Power/GND)	1A
Date:	Saturday, January 26, 2013	Sheet 6 of 47



EC	FCH	Device	I2C_Device(S)
I2Ce_1 (M)	I2Cf_2 (M)	Charger	Battery
I2Ce_2 (M)		EEPROM	APU
I2Ce_3 (M)		VGA Thermal	ALL/S5
I2Cf_0 (M)	I2Cf_3 (M)		APU S5
	I2Cf_1 (M)	Lan	Wlan
	I2Cf_0 (M)	Dimm	Clk Gen S0

EC will Conflict with FCH, did not mount R113&R114


To Azalia



EC	FCH	Device	I2C_Device(S)
I2Ce_1 (M)	I2Cf_2 (M)	Charger	Battery
I2Ce_2 (M)		EEPROM	APU
I2Ce_3 (M)		VGA Thermal	ALL/S5
I2Cf_0 (M)	I2Cf_3 (M)		APU S5
	I2Cf_1 (M)	Lan	Wlan
	I2Cf_0 (M)	Dimm	Clk Gen S0

Quanta Computer Inc.
PROJECT : Richland



Size	Document Number	Rev
	FCH 1/5(GPIO/USB/AZ)	1A
Date:	Saturday, January 26, 2013	Sheet 7 of 47



Note: CLK_PCH_SRC# is 100MHz SSC
 Note: CLK_DP_NSSCP/N is 100MHz non-SSC
 Note: CLK_PCIE_TRAVIS# is 100MHz non-SSC
 Note: CLK_APU_HCLK# is 100MHz SSC
 Note: CLK_PCIE_VGAP# is 100MHz SSC
 Note: GPP_CLK(0:8)/N is 100MHz SSC capable




Net	GPIO	I/O	Power Well	DOS
PE_PWRGD	GPIO28	DGPU_PWRGD	I +3.3V	"0->1"
PE_GPIO0	GPIO191	DGPU_RST#	O +3.3V	"0->1"
PE_GPIO1	GPIO192	DGPU_PWREN	O +3.3V	"0->1"

For EMI



SS_CORE_EN is necessary to connect enable pin of +3V3CPU/+5VPCU regulator for SS+ mode implementation
 INTRUDER_ALERT# Left not connected (FCH has 50-ohm internal pull-up to VBAT).

For Internal Check Only




PLACE SATA CAL RES VERY CLOSE TO BALL OF HUDSON-M2/M3

within 1000mil 35ohm

Integrated Clock Mode: Leave unconnected.

BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11	ID12	ID13
UMA SKU VGA SKU			H	L									
1205 Change Board ID	1000 900		H	L									
USB3_0 USB2_0			H	L									
W/O IAN W LAN				H	L								
W/O SEC W SEC					H	L							
0111 change setting	N-Brand Brand (Harman/Kardon)				H	L							
1101 change setting	N-METAL (W/O KB(LED)) METAL (W/BP(LED))						H	L					
1101 change setting	W/O Hdmi Hdmi							H	L				
1101 change setting	W/PB W/n7								H	L			
1029 change setting	N-Brand Brand (ONKYO)									H	L		
1101 Add Board ID	Sun Mars										H	L	
	W/O CRT W CRT											H	L



1126 Change Board ID for GPU C3A change Board ID for Harman/Kardon


- [29] BOARD_ID6
- [34] BOARD_ID7
- [7] BOARD_ID8
- [7] BOARD_ID9
- [7] BOARD_ID10
- [29] BOARD_ID11

		Board ID10		Board ID11	Board ID6	Board ID7
		Speaker	Touch Pad	Box Vendor	Box Vendor	KB Backlight
H	Metal	Box	+3.3V	ONKYO/Harman Kardon/Other		V
	IMR					X
L	Texture	Boxless	+5V	X	X	X


Quanta Computer Inc.
PROJECT :Richland
Rev 1A

Doc Number: **FCH 3/5(SATA/VGA/GND/SPI)**
Date: Saturday, January 26, 2013 Sheet 9 of 47

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




HUDSON-M3		Part 5 of 5	
VSS_1	T25	VSS_65	T26
VSS_2	T27	VSS_66	T27
VSS_3	T28	VSS_67	T28
VSS_4	T29	VSS_68	T29
VSS_5	T30	VSS_69	T30
VSS_6	T31	VSS_70	T31
VSS_7	T32	VSS_71	T32
VSS_8	T33	VSS_72	T33
VSS_9	T34	VSS_73	T34
VSS_10	T35	VSS_74	T35
VSS_11	T36	VSS_75	T36
VSS_12	T37	VSS_76	T37
VSS_13	T38	VSS_77	T38
VSS_14	T39	VSS_78	T39
VSS_15	T40	VSS_79	T40
VSS_16	T41	VSS_80	T41
VSS_17	T42	VSS_81	T42
VSS_18	T43	VSS_82	T43
VSS_19	T44	VSS_83	T44
VSS_20	T45	VSS_84	T45
VSS_21	T46	VSS_85	T46
VSS_22	T47	VSS_86	T47
VSS_23	T48	VSS_87	T48
VSS_24	T49	VSS_88	T49
VSS_25	T50	VSS_89	T50
VSS_26	T51	VSS_90	T51
VSS_27	T52	VSS_91	T52
VSS_28	T53	VSS_92	T53
VSS_29	T54	VSS_93	T54
VSS_30	T55	VSS_94	T55
VSS_31	T56	VSS_95	T56
VSS_32	T57	VSS_96	T57
VSS_33	T58	VSS_97	T58
VSS_34	T59	VSS_98	T59
VSS_35	T60	VSS_99	T60
VSS_36	T61	VSS_100	T61
VSS_37	T62	VSS_101	T62
VSS_38	T63	VSS_102	T63
VSS_39	T64	VSS_103	T64
VSS_40	T65	VSS_104	T65
VSS_41	T66	VSS_105	T66
VSS_42	T67	VSS_106	T67
VSS_43	T68	VSS_107	T68
VSS_44	T69	VSS_108	T69
VSS_45	T70	VSS_109	T70
VSS_46	T71	VSS_110	T71
VSS_47	T72	VSS_111	T72
VSS_48	T73	VSS_112	T73
VSS_49	T74	VSS_113	T74
VSS_50	T75	VSS_114	T75
VSS_51	T76	VSS_115	T76
VSS_52	T77	VSS_116	T77
VSS_53	T78	VSS_117	T78
VSS_54	T79	VSS_118	T79
VSS_55	T80	VSS_119	T80
VSS_56	T81	VSS_120	T81
VSS_57	T82	VSS_121	T82
VSS_58	T83	VSS_122	T83
VSS_59	T84	VSS_123	T84
VSS_60	T85	VSS_124	T85
VSS_61	T86	VSS_125	T86
VSS_62	T87	VSS_126	T87
VSS_63	T88	VSS_127	T88
VSS_64	T89	VSS_128	T89
VSSAN_HWM	T21	VSSPL_DAC	T21
VSSAN_DAC	T22	VSSAN_DAC	T22
VSSIO_DAC	T23	VSSIO_DAC	T23
VSSIO_SYS	T24	VSSIO_SYS	T24
VSSIO_AZ	T25	VSSIO_AZ	T25
EPFUSE	R6	EPFUSE	R6



Q754Q76
1st B4M34040001, RdsOn=22.5m
2nd B4M2306006, RdsOn=38m

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


STRAPS PINS



Remove PCI_CLK2 function

REQUIRED STRAPS


	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



FCH PWRGD CKT

DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT


Quanta Computer Inc.
 PROJECT : Richland

Size	Document Number	Rev
	FCH 5/5(STRAP & PWRGD)	1A
Date	Saturday, January 26, 2013	Sheet 11 of 47



For Internal Check Only




Place these Caps near So-Dimm0.




EMI Suggestion



1026 change for EOD



close to C435




close to C438

1206 Add 39P for flash screen


Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	DDR3 DIMM-1	1A
Date:	Saturday, January 26, 2013	Sheet 12 of 47



DDR_RVS (DDR)



Place these Caps near So-Dimm1.




1026 change for EOD



Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	DDR3 DIMM-2	1A
Date:	Saturday, January 26, 2013	Sheet 13 of 47




Mars Power-on sequence

- 1 => +3V_GPU
- 2 => +VDDC,+VDDCI,+1.5V_GPU,+0.95V_GPU
- 3 => +1.8V_GPU

PEG

Intel platform: Lane0 ~ Lane15
 Brazos platform: Lane12 ~ Lane15
 Comal and Sabine platform: Lane8 ~ Lane15
 Richland and Kabini platform: Lane0 ~ Lane7


Power Up Reset Sequence



Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	Mars_M2/ PEG*8	A1A
Date:	Saturday, January 26, 2013	Sheet 14 of 47

For Internal Check



System Memory Aperture size

	PS0 [3:1] ROMIDCFG[2:0]
128M	000
256M	001
64M	010
Reserved	011

MLPS



R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	10K	110
4.75K	NC	111

Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
10K	CS31002FB26


Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00 XSR CH4681J9B00 XG2
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
10nF	11	

MLPS Bit	Bits [5:1]
PS_0	11001
PS_1	11000
PS_2	01000
PS_3	11XXXX

On Mars only HPD1 and GPIO_14_HPD2 are available for display hot-plug detection





DPE/DPF/LVDS



For Internal Check Only

<VGA>



MLPS

R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	10K	110
4.75K	NC	111

Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	


Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
10K	CS31002FB26


DDR3 Memory TYPE

Vendor	Vendor P/N	B/S P/N (QCI P/N)	Size	MLPS
Hynix	H5TQ2G63DFR-11C (128M*16)(900MHz)	AKD5MGWTW16 * 4	1GB	000
	H5TC4G63AFR-11C (256M*16)(900MHz)	AKD5PGWTW05 * 4	2GB	111
	H5TQ2G63DFR-N0C (128M*16)(1GHz)	AKD5MGDTW01 * 4	1GB	101
Micron	MT41J128M16JT-107G:K (128M*16)(900MHz)	AKD5DGSTL00 * 4	1GB	011
	MT41K256M16HA-107G:E (256M*16)(900MHz)	AKD5PGSTL00 * 4	2GB	100
Samsung	K4W2G1646E-BC11 (128M*16)(900MHz)	AKD5MGGT520 * 4	1GB	001
	K4W4G1646B-HC11 (256M*16)(900MHz)	AKD5MGWT516 * 4	2GB	010
	K4W2G1646B-BC1A (128M*16)(1GHz)	AKD5MGGT532 * 4	1GB	110

CONFIGURATION STRAPS - SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	0
STRAP_TX_CFG_DRV_FULL_SWING	PS_1[4]		Control the transmitter full-half swing mode 0: 50% Tx output swing 1: Full Tx output swing	1
STRAP_TX_DEEMPH_EN	PS_1[5]		PCIe transmitter, de-emphasis enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
STRAP_BIF_GEN3_EN_A	PS_1[1]		PCIe GEN3 Capability 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	0 for Kabini
STRAP_BIF_VGA_DIS	PS_2[4]		VGA disable determines whether or not the card will be recognized as the system's VGA controller (through the SUBCLASS field in the PCI configuration space) 0: VGA controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
ROM_CONFIG[2:0]	PS_0[3:1]		Serial ROM type or Memory Aperture Size Select If BFIQ22 = 0, defines memory aperture size If BFIQ22 = 1, defines ROM type 00 - 512bit M25P04 (ST) 01 - 1Mbit M25P10A (ST) 10 - 2Mbit M25P20 (ST) 11 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 16Mbit Pm25LV12 (Chingis) 101 - 16Mbit Pm25LV10 (Chingis)	XXX
STRAP_BIOS_ROM_EN	PS_2[3]		Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1] AUD[0]	NA NA	HYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
N/A	PS_0[4]		Reserved for internal use only. Must be 1 at reset	1
NA	PS_1[3]	GENLK_CLK	Reserved	0
STRAP_BIF_CLK_PM_EN	PS_1[2]	GPIO8	PCIe reference clock power management capability is reported in the PCI 0: The CLKREQ power management capability is disabled 1: The CLKREQ power management capability is enabled	0
RESERVED RESERVED	NA NA	GPIO21 GENERICC	Reserved Reserved (for Thames/Whistler/Seymour only)	0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Power Up Reset Sequence






For Internal Check Only

Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	Mars_M2/ DP_Powers	A1A
Date:	Saturday, January 26, 2013	Sheet 19 of 47



For Internal Check Only









<VGA>

- [22] VMA_DQ[63..0] VMA_DQ[63..0]
- [22] VMA_DM[7..0] VMA_DM[7..0]
- [22] VMA_RDQS[7..0] VMA_RDQS[7..0]
- [22] VMA_WDQS[7..0] VMA_WDQS[7..0]
- [22] VMA_MA[14..0] VMA_MA[14..0]


- [23] VMB_DQ[63..0] VMB_DQ[63..0]
- [23] VMB_DM[7..0] VMB_DM[7..0]
- [23] VMB_RDQS[7..0] VMB_RDQS[7..0]
- [23] VMB_WDQS[7..0] VMB_WDQS[7..0]
- [23] VMB_MA[14..0] VMB_MA[14..0]

- [22] VMA_BA0 VMA_BA0
- [22] VMA_BA1 VMA_BA1
- [22] VMA_BA2 VMA_BA2


- [23] VMB_BA0 VMB_BA0
- [23] VMB_BA1 VMB_BA1
- [23] VMB_BA2 VMB_BA2








Ball Name	Thames	Seymour	Mars
MEM_CALRN0	243R	X	X
MEM_CALRN1	X	243R	X
MEM_CALRN2	243R	X	X
MEM_CALRP0	243R	X	120R
MEM_CALRP1	X	243R	X
MEM_CALRP2	243R	X	X



Place all these components very close to GPU (within 25mm) and keep all components close to each other
 ** This basic topology should be used for DRAM_RAT for DDR3/GDDR5
 These Capacitors and Resistor values are an example only
 The series R and || cap values will depend on the DRAM loads and will have to be calculated for different Memory, DRAM loads and board to pass Reset Signal Spec




CHANNEL A: 1024MB DDR3 (128M*16*4pcs) <VGA>




Quanta Computer Inc.
 PROJECT : Richland


Doc: Saturday, January 26, 2013 Sheet 22 of 47

VRAM_A: DDR3*4PCS



For Internal Check Only



 Quanta Computer Inc. PROJECT : Richland		Size	Document Number	Rev
			Mars_M2/ PX5	A1A
Date: Saturday, January 26, 2013		Sheet 24 of 47		



14566/14600/14617

	R1	R2	R3	R4	R5	R6	R7
14566	V	V				V	
14600		V		V			
14617 (no CB2)		V		V			V
14641/14642/14644		V		V			V
14640/14651				V		V	

USB 3.0 CONN <U3B> <USB> <EMI>



SW2 SW3 14600

CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

SW2 SW3 14641

CB0	CB1	Status
0	0	2A Auto mode for Apple device
0	1	Force 1A for Apple device
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

SW2 SW3 14644



CB0	CB1	Status
0	0	2A Auto mode for Apple device
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

SW2 SW3 14642


CB0	CB1	Status
0	X	2A Auto mode for Apple device
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation







USB 3.0 CONN <U3B> <U2B> <EMI>



USB 2.0 CONN






Confirm
 USB3.0 DFHS09FR085 ULO-30TARA9-9V1391
 USB2.0 DFHS04FR487 ULO-20UARC6-4K1926





RTD2136R

DVCC33=80mils




- 1- EEPROM with a size 8K-Byte
- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8

		MODE_CFG0(PIN47)	
		0	1
MODE_CFG1(PIN48)	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE







	2.2-uH(L2602)	0 Ohm(R2618)
SWR	Connect	NC
LDO	NC	Connect





Quanta Computer Inc.
PROJECT : RichLand

Size	Document Number	Rev
	TRAVIS RTD2136R	1A
Date:	Saturday, January 26, 2013	Sheet 26 of 47



HDMI







HDMI Hot-plug




Touch Screen <TSN>




For Internal Check Only




LAN Wake up function <LAN>




Wake on LAN function <LAN>




PLACE NEAR LAN IC SIDE <LAN> <LNG>



TRANSFORMER CONN <LAN> <LNG>



RJ45 <LAN> <LNG> <LN1>




LED0 = LAN_ACTLED	1	High core voltage (default=1)
	0	Low core voltage
LED1 = LAN_LINKLED#	1	Switch mode regulator (SWR) select
	0	Linear regulator (LDO) select
LED2	1	25 MHz external clock input
	0	48 MHz external clock input

Quanta Computer Inc.
PROJECT : Richland
ATHEROS LAN (AR8152B)


Doc: Saturday, January 26, 2013 Sheet 28 of 47

For Internal Check Only


Codec (CX20756-11Z) <ADO> <EMI>




HP <ADO> <EMC>



External MIC <ADO> <EMC>




Internal Speaker <ADO> <EMC>



MINI Card Slot#1 <MNTW>
(WiFi)




Before RAMP must to remove
debug card component



For Internal Check Only







Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	MINI CARD	1A
Date:	Saturday, January 26, 2013	Sheet 30 of 47



2 IN 1 CARD READER (Type: MS/SD) <MMC>

Card Reader (GL834L QFN24-3.3V)




R3116	Power Saving Mode (default)
NC	
10K	Normal Mode

For Internal Check Only

Quanta Computer Inc.
PROJECT : Richland


Size	Document Number	Rev
	CARD READER/LED	1A
Date: Saturday, January 26, 2013		Sheet 31 of 47

CCD [CCD]




LCD POWER SWITCH

<LDS>






HALL SENSOR&BACK LIGHT SWITCH



<HSR>



LCD Panel Module [LDS]




CRT [CRT]




For Internal Check Only


SATA ODD [ODD]



ODD Zero power <OZP>



SATA HDD [HDD]



3D-LDO Power <GSR>

3D-u-micro P <GSR>

3D-SMBus <GSR>






3D-Sensor IC <GSR>

For Internal Check ONLY

KEY BOARD Connector <KBC> <EMI>



TOUCH PAD BOARD <TPD> <EMI>

INT Keyboard




Power Board (UIF) <PSW>


TP board <TPD>




KEY BOARD LED



HOLE <OTH>




EMI PAD <EMI> B2A add for EMI




Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	KBC/TP/FP CONN.	1A
Date:	Saturday, January 26, 2013	Sheet 34 of 47



Original Check Only


SM BUS PU <KBC>



SMBUS Table

SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	3D Sensor	32H
	EC EEPROM	A0H
3	VGA Board Thermal Sensor	98H
	Touch Sensor	58H
	HDMI CEC	34H
	Light Sensor	52H

Strap <KBC> SHBM




SHBM=0 Enable shared memory with host BIOS
 Disabled (1) if using PWM device on LPC
 Enabled (0) if using SPI flash for both system BIOS and EC firmware

ID EEPROM <KBC>



0.003A (20mil.s)
 ADDRESS: A0H


SPI FLASH <KBC>



INTERNAL KEYBOARD STRIP SET <KBC>



HWPG circuit <KBC>




Battery
 APU, G-Sensor
 GPU, CEC, LDS


SKU_STRAP_1 (GPIO6)	SKU_STRAP_2 (GPIO2)	SKU_STRAP_3 (GPIO4)	SKU
0	0	0	Kabini UMA
0	0	1	Kabini DIS
0	1	0	Richland UMA
0	1	1	Richland DIS
1	0	0	Tracoon UMA
1	0	1	Tracoon DIS

SKU STRAPPING:
 Pull H SKU_STRAP_3 For Discrete
 Pull H SKU_STRAP_2 For UMA
 Pull SKU_STRAP_1=Lo/SKU_STRAP_2=Hi For 14"


SKU strap pin <KBC>




Power Button <KBC>




TP interface PU <KBC>



LED PU/PD <LED>






11/30 B2A


01/08 C3A (remove 2nd)

P36

11/30 B2A

C3A change symble

 Quanta Computer Inc. PROJECT : Richland		
Size	Document Number	Rev
	CHARGER-ISL88731C	1A
Date:	Saturday, January 26, 2013	Sheet 36 of 47



9/18
 (Peak 10.752A ,AVG 7.5264A)
 OCP:13.5A~14.3A

9/18
 (Peak 6.088A ,AVG 4.2621A)
 OCP:7.5A~8.4A

11/30 B2A
 10/17
 (Peak 5.25A ,AVG 3.676A)


9/18
 (Peak 3.583A ,AVG 2.5A)

11/13 B2A
 (Near by Output cap side)

11/13 B2A
 (Near by Output cap side)

Quanta Computer Inc.
PROJECT :Richland


Size	Document Number	Rev
	System 3V/5V(TPS51123A)	1A
Date:	Saturday, January 26, 2013	Sheet 37 of 47



Quanta Computer Inc.
PROJECT : Richland

Size	Document Number	Rev
	DDR1.5V	1A
Date:	Saturday, January 26, 2013	Sheet 38 of 47

For Internal Check Only



$$V_{out} = 0.704V * (R1 + R2) / R2$$

RDson=14m ohm

OCP: 10.5A~11.5A
 (Peak 8.5A, AVG 5.95A)
 ESR : 9m ohm
 F : 400k Hz


11/13 B2A

(Near by Output cap side)

Quanta Computer Inc.
 PROJECT : Richland

Size	Document Number	Rev
	+1.2V_VDDPR (TPS51211DSCR)	1A
Date:	Saturday, January 26, 2013	Sheet 39 of 47

For Internal Check Only



$V_{out} = 0.704V * (R1 + R2) / R2$

For Internal Check Only

9/26
 OCP: 6.5A~7.5A
 (Peak 7.145A, AVG 3.6A)
 ESR: 9m ohm
 F: 290k Hz


11/13 B2A

(Near by Output cap side)


(Peak 4A)

Quanta Computer Inc.
 PROJECT : Richland


Size	Document Number	Rev
+1.1V_DUAL (TPS51211DSCR)		1A
Date:	Saturday, January 26, 2013	Sheet 40 of 47



For Internal Check Only



$V_{out} = 0.8 (1 + R1/R2) = 2.5V$



Quanta Computer Inc.
PROJECT : Richland



Size	Document Number	Rev
	DISCHARGE	1A
Date:	Saturday, January 26, 2013	Sheet 42 of 47

For Internal Check Only

Mars VDDC VID TABLE

VDDC (V)	GFX_CORE_CNTRL4 (VID5) (GPIO 6)	GFX_CORE_CNTRL3 (VID4) (GPIO 30)	GFX_CORE_CNTRL2 (VID3) (GPIO 29)	GFX_CORE_CNTRL1 (VID2) (GPIO 20)	GFX_CORE_CNTRL0 (VID1) (GPIO 15)
1.125	0	1	1	1	1
1.100	1	0	0	0	1
1.075	1	0	0	0	0
1.050	1	0	0	1	0
1.025	1	0	0	1	1
1.000	1	0	1	0	0
0.975	1	0	1	0	1
0.950	1	0	1	1	0
0.925	1	0	1	1	1
0.900	1	1	0	0	0
0.875	1	1	0	0	1
0.850	1	1	0	1	0
0.825	1	1	0	1	1
0.800	1	1	1	0	0
0.775	1	1	1	0	1

Int_VGA [PWM]



Continue current: 14.7A
 Peak current: 21A
 OCP: 27A~28A


10/22

Quanta Computer Inc.
 PROJECT : Richland

Doc: _____ Document Number: _____ Rev: _____
 +VGPU_CORE (TP551728RHAR) Rev: 1A

Date: Saturday, January 26, 2013 Sheet: 43 of 47

For Internal Check Only



$V_{out} = 0.8(1+R1/R2) = 1.8V$


(Peak 1.055A ,AVG 0.7385A)

(Peak 4.7A ,AVG 3.29A)

0.95V/+5%
PEAK : 4.28A

$V_{out} = (1+Rg/Rh)*0.5 = 0.95V$

C3A Change Value to EV@

 Quanta Computer Inc. PROJECT :Richland		Rev
		1A
Size	Document Number	
VGA_DIS		
Date:	Saturday, January 26, 2013	Sheet 44 of 47

For Internal Check Only


S5_ON active by pull up 10k to +3VPCU

S5+ NOT implemented
S5+ implemented

APU Power on sequence required:
 Llano APU:
 1. Group A (+1.5VSUS, +2.5V VDDA) ramp before Group B (+VDD_CORE, +VDDNB_CORE, +1.2V VDDPR)
 HUDSON-M2/M3:
 1. +3V_S5 ramp before +1.1V_DUAL
 2. +3V ramp before +1.1V
 3. +3V_RTC must ramp at least 5 secs before the +3V_S5


APU GROUP A power

APU GROUP B power




For Internal Check Only

Power Tree Table (UMA)



Power Tree Table (DIS)



Power Distribution List

Power	Distribution

For Internal Use Only

Model		CHANGE LIST				MODEL BY6D	
Model	REV					PAGE	FROM
BY6D MB	A1A					1	A1A
						2	A1A
						3	A1A
						4	A1A
						5	A1A
						6	A1A
						7	A1A
						8	A1A
						9	A1A
						10	A1A
						11	A1A
						12	A1A
						13	A1A
						14	A1A
						15	A1A
						16	A1A
						17	A1A
						18	A1A
						19	A1A
						20	A1A
						21	A1A
						22	A1A
						23	A1A
						24	A1A
						25	A1A
						26	A1A
						27	A1A
						28	A1A
						29	A1A
						30	A1A
						31	A1A
						32	A1A
						33	A1A
						34	A1A
						35	A1A
						36	A1A
						37	A1A
						38	A1A
						39	A1A
						40	A1A
						41	A1A
						42	A1A
						43	A1A
						44	A1A
						45	A1A
						46	A1A
DOC NO. 204	PROJECT MODEL :	BY6D	APPROVED BY:		DATE:	2011/10/02	
	PART NUMBER:		DRAWING BY:	Wei-Sheng	REVISION:	A1A	

For Internal Check Only