QCLA4,5

Eureka 14" & 15"

LA-8862P REV 0.2 Schematic

Intel Processor(Ivy Bridge / Sandy Bridge)
PCH(Panther Point)
2011-11-24 Rev 0.2

Security Classification	Compal Secret Data		
Issued Date	2011/01/31	Deciphered Date	2012/12/31

Compal Electronics, Inc.		
Title: *Cover Page*		
Size: B	Document Number: QCLA4,5	Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 1 of 48	



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: **Block Diagram**

Size	Document Number	Rev
	QCLA4,5	0.2

Date: Thursday, February 16, 2012 Sheet 2 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.		
Title: Power Tree		
Size	Document Number: QFKAA	Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 3 of 48	

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane / State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

BTO Option Table

Function	HDMI	Camera & Mic		TPM		MINI PCI-E SLOT
description	HDMI	Camera & Mic		TPM		Half Card
explain	HDMI	Digital MIC	Analog MIC	SLB 9635	SLB 9655	WIMAX
BTO	HDMI@	CAM@	AMIC@	TPM9635@	TPM9655@	WIMAX@

Function	SPI ROM	Green CLK		USB 3.0	Sleep & Charge	LAN		
description	SPI ROM	Green CLK		USB 3.0	Sleep & Charge	LAN		
explain	WIN8	Green CLK	NOGCLK	Internal		10/100M	Giga	
BTO	WIN8@	GCLK@	NOGCLK@	IUSB30@		8105ELDO@	8111FVB@	

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	New Card		
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		
+3VS	3G		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	HDMI-CEC	34 H	0011 0100 b

Power	Device	HEX	Address
+3VL	Cap. Sensor		Virtual I2C

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	NVIDIA GPU	9A H	1001 1010 b
+3VS	G-Sensor	40 H	0100 0000 b
+3VS	Light Sensor	52 H	0101 0010 b

STATE / SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: Notes List

Size: Custom | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 4 of 48



Buffered Reset to CPU

FAN Control Circuit

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	Sandy Bridge_JTAG/XDP/FAN
Size: Custom	Document Number: QFKAA
Rev: 0.2	
Date: Thursday, February 16, 2012	Sheet 5 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: ***Sandy Bridge_DMI/PEG/FDI***

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 Sheet 6 of 48





Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: ***Sandy Bridge_DDR3***

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 | Sheet 7 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: *Sandy Bridge_POWER-1*

Size: Custom | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 8 of 48



VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.75 V
1	1	0.65 V

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	Sandy Bridge_POWER-2
Size: Custom	Document Number: QFKAA
Rev	0.2
Date: Thursday, February 16, 2012	Sheet 9 of 48

CFG Straps for Processor

(CFG[17:0] internal pull high to VCCIO)





PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	* 1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed



Embedded Display Port Presence Strap

CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps

CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING

CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	Sandy Bridge_GND/RSVD/CFG
Size: Custom	Document Number: QFKAA
Rev: 0.2	
Date: Thursday, February 16, 2012	Sheet 10 of 48

DDR3 SO-DIMM A
Reverse Type



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: ***DDRIII-SODIMM0***

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 | Sheet 11 of 48

Reverse Type
DDR3 SO-DIMM B



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: ***DDRIII-SODIMM1***

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 | Sheet 12 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: ***LVDS/eDP***

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 Sheet 13 of 48

CRT CONNECTOR



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2010/09/03	Deciphered Date	2012/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title	CRT		
Size	Document Number	QFKAA	Rev 0.2
Date: Thursday, February 16, 2012	Sheet 14 of 48		











2/9: Add for ESD request







2/9: Add for ESD request

HDMI Connector



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.			
Title: HDMI Conn./CEC			
Size	Document Number: QFKAA		Rev: 0.2
Date: Thursday, February 16, 2012		Sheet 15 of 48	

CMOS Setting, near DDR Door

iME Setting.

Integrated SUS 1.05V VRM Enable

PCH_INTVRMEN	High = Enable Internal VRs (must be always pulled high)

PCH_SPK
High = Enabled (No Reboot)
Low = Disabled (Default)

HDA_SDO
ME debug mode,
this signal has a weak internal pull down
★Low = Disable (default)
High = Enable (flash descriptor security overide)

HDA_SYNC
★This signal has a weak internal pull down
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V
Need to pull high for Huron River platform

8/30 Change PWRME_CTRL# to HDA_SDO by PCH EDS

Placement near to YH1

SPI ROM for BIOS & ME (4MByte)

4MB ROM P/N:
SA00003K800
SA00004LI00

Socket: SP07000F500/SP07000H900
Please place U13 & U4 close to U2 PCH,
please place RH66, RH67, RH68 near UH3
Please place RH267 near RH66, Please place RH271 near RH67,
Please place RH269 near RH68.

SPI ROM for Win8 (2MByte)

2MB ROM P/N:
SA000041N00
SA00003FO10

BOOT BIOS Strap Bit 0

If use GCLK, please delet DH1

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCH_HDA/JTAG/SATA/SPI/LPC

Size: Custom | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 16 of 48



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2010/09/03	Deciphered Date	2012/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title: PCH_PCI-E/SMBUS/CLK
			Size: Custom; Document Number: QFKAA; Rev: 0.2
			Date: Thursday, February 16, 2012; Sheet 17 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.			
Title	PCH_DMI/FDI/PM		
Size: Custom	Document Number: QFKAA		Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 18 of 48		



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: *PCH_CRT/LVDS/HDMI*

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 Sheet 19 of 48



Boot BIOS Strap

PCH_GPIO51	PCH_GPIO19	Boot BIOS Loaction
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI ★

A16 Swap Override Strap

PCH_GPIO55	★ Low= A16 swap override Enable High= A16 swap override Disable

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: *PCH_PCI/USB/NAND*

Size: Custom | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 20 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.	
Title	PCH_CPU/GPIO
Size: Custom	Document Number: QFKAA
Rev	0.2
Date: Thursday, February 16, 2012	Sheet 21 of 48



PCH Power Rail Table
Refer to PCH EDS R1.0

Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	N/A
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccCLKDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

+3VALW to +3V_PCH



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: *PCH_POWER-1*

Size: Custom | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 22 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.			
Title: PCH_POWER-2			
Size: Custom	Document Number: QFKAA		Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 23 of 48		



Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: ***PCH_GND***

Size	Document Number	Rev
Custom	QFKAA	0.2

Date: Thursday, February 16, 2012 | Sheet 24 of 48

SATA HDD Conn.



SATA ODD Conn (for 14")



SATA ODD Conn (for 15" 17")



Had confirm with ME that
this symbol is the same as connector list
ODDB demand

Power Button & RUSB connector



delete +USB_VCCA capacitance
(place in SB will be better)





Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: SATA-HDD/ODD/USB

Size	Document Number	Rev
	QFKAA	0.2

Date: Thursday, February 16, 2012 Sheet 25 of 48

Slot 1 Half PCIe Mini Card-WLAN/ WiMax



WLAN&BT Combo module circuits		
	BT on module Enable	BT on module Disable
BT_ON#	H	L

BT_ON — R327 1K_0402_5% — E51_RXD_R

For isolate Intel Rainbow Peak and Compal Debug Card.

+3VALW TO +3V_WLAN for AOAC and WOWL



need short PJ30 if system don't support AOAC or WOWL

Green Clock



Reserved for Swing Level adjustment
(Close GCLK side)

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PCIe-WLAN/JET/3G/TV/GCLK

Size: | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 25 of 48



	Sx Enable Wake up	Sx Disable Wake up	S0
WOL_EN#	LOW	HIGH	HIGH

	RTL8105E	RTL8111E/F
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	NC	1K ohm PH

	8105E-VL/VD 8111F/F-VB PWM Mode	8105E-VL/VD LDO Mode
RL4	0 ohm (Pull High)	NC
RL23	NC	0 ohm (Pull Down)

LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*

*

Security Classification	Compal Secret Data		
Issued Date	2011/11/21	Deciphered Date	2011/12/11

Compal Electronics, Inc.

Title: PCIe-LAN-RTL8105E/8111F

Size: Custom | Document Number: QMLE4 LA-8864P | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 27 of 48

CardReader Conn.



TPM1.2 on board



Security Classification	Compal Secret Data		
Issued Date	2011/01/31	Deciphered Date	2012/12/31

Compal Electronics, Inc.			
Title: PCIe-CardReader RTS5129/TPM			
Size: Custom	Document Number: QFKAA		Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 28 of 48		

Sleep & Charge Function



SLP_CHG#	SELCDP	Function
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	SD charging with SDP only
1	1	SD charging with CDP or SDP only



















Security Classification	Compal Secret Data		
Issued Date	2009/10/9	Deciphered Date	2010/01/23

Compal Electronics, Inc.

Title: USB3.0

Size: C | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 18, 2010 | Sheet 29 of 48



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	

Security Classification	Compal Secret Data		
Issued Date	2011/11/11	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: **USB3.0 control**

Size: Custom | Document Number | Rev

Date: Thursday, February 16, 2012 | Sheet 30 of 48



Voltage Comparator Pins FOR 9012 A3

VCIN0 pin109 VCIN1 pin102	>1.2V	<1.2V
VCOUT0 pin104	HIGH	LOW
VCOUT1 pin103	LOW	HIGH

Security Classification	Compal Secret Data		
Issued Date	2010/12/22	Deciphered Date	2011/12/22

Compal Electronics, Inc.

Title: **LPC-EC-KB9012&930**

Size: | Document Number: | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 31 of 48

SPI Flash (128KB)

Lid SW

LPC Debug Port

Place the JDB under DDR DIMM.



KEYBOARD CONN.



G-Sensor

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: Debug/KB

Size: Document Number: QFKAA Rev: 0.2

Date: Thursday, February 16, 2012 Sheet 32 of 48

Power Button



Touchpad Connector



Mount R802 and un-mount R801
When Wlan LED need Blinking

WiMAX LED



SATA LED



Screw Hole



PCB Fedical Mark PAD

ISPD

ZZZ
PCB LA-8862P

PUP1 45@
PUP1

UH1 HM70R1@
Panther Point BD82HM70

UH1 HM76R0@
Panther Point BD82HM76

Security Classification	Compal Secret Data		
Issued Date	2010/09/03	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: TP/PWR/LED/Screw/ISPD

Document Number: QFKAA

Rev: 0.2

Date: Thursday, February 16, 2012 Sheet 33 of 48

+3VALW TO +3VS



+5VALW TO +5VS





Un-used Dual MOS

For S3 CPU Power Saving





+5VS TO +5VS_ODD



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2010/09/03	Deciphered Date	2012/12/31
Title	DC-DC INTERFACE		
Size	Document Number		Rev
	QFKAA		0.2
Date:	Thursday, February 16, 2012	Sheet	34 of 48



PH1 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C

Please locate these parts
Near EC chip





RTC Battery



SP093MX0000

Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23

Compal Electronics, Inc.			
Title	PWR-DCIN / BATT CONN / OTP		
Size	Document Number	SAMSUNG	Rev 0.2
Date: Thursday, February 16, 2012	Sheet 35 of 48		



Vin Dectector & ILIM

2.4 < Vdetect < 3.15V		
Min.	Typ	Max.
H-->L	17.296V	
L-->H	17.7V	
ILIM and external DPM	3A	

Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2010/01/23

Compal Electronics, Inc.

Title: **PWR-CHARGER**

Size | Document Number: SAMSUNG | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 36 of 48



Security Classification	Compal Secret Data		
Issued Date	2007/08/02	Deciphered Date	2008/08/02

Compal Electronics, Inc.

Title: **PWR-3.3VALWP/5VALWP**

Size: Custom | Document Number: QCLA4 LA-8861P M/B | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 37 of 48



Security Classification	Compal Secret Data		
Issued Date	2010/07/20	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: **PWR-1.5VP / +0.75VSP**

Size: Custom | Document Number: SAMSUNG | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 38 of 48



Compal Electronics, Inc.

Title: PWR-V1.05SP

Size: Custom | Document Number: SAMSUNG | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 39 of 48



Security Classification	Compal Secret Data		
Issued Date	2009/01/23	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: **PWR-1.8VSP**

Size	Document Number	Rev
	SAMSUNG	0.2

Date: Thursday, February 16, 2012 | Sheet 40 of 48

The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A



Security Classification	Compal Secret Data		
Issued Date	2010/07/20	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR-VCC_SAP

Size: C | Document Number: SAMSUNG | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 41 of 48



Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31

Compal Electronics, Inc.	
Title	PWR-CPU_CORE
Size: Custom	Document Number: QCL70
Rev	0.2
Date: Thursday, February 16, 2012	Sheet 42 of 48







Security Classification	Compal Secret Data		
Issued Date	2009/12/01	Deciphered Date	2010/12/31

Compal Electronics, Inc.

Title: PWR-CPU_CORE

Size	Document Number	Rev
C	QCL70	0.2

Date: Thursday, February 16, 2012 Sheet 43 of 48





Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 µF (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 µF (0805) 2 x (0805) no-stuff sites



Chief River	330uF*9m	470uF*4.5m	22uF	10uF
8layer for DC CPU	4		16	10
8layer for QC CPU	5		16	10
6layer for DC CPU	5		16	10
6layer for QC CPU	4	1	16	10
GFX_CORE DC	2		12	
GFX_CORE QC	3		12	
1.05V_VCCP	2		12	

Security Classification	Compal Secret Data		
Issued Date	2008/09/15	Deciphered Date	2012/12/31

Compal Electronics, Inc.

Title: PWR - PROCESSOR DECOUPLING

Document Number: QCLA4 LA-8861P M/B

Rev: 0.2

Date: Thursday, February 16, 2012 Sheet 44 of 48

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP	Change PU330 to RT8205L	Change source
2.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16VSP	Change PU400 to RT8237C	Change source
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP	Change PU450 to SY8037B	Change source
4.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change HMOS to MDV1525	Change source
5.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16VSP	Change HMOS to MDV1525	Change source
6.	2011/09/29	P49-PWR_BATTERY CONN / OTP	Change PD5,PD6 to SCA00001G00	ESD team request
7.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR589 from 348 to 8.06k	FAE suggestion
8.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR590 from 3.65k to 806	FAE suggestion
10.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC574 from 680P to 0.033u	FAE suggestion
11.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC577 from 4700P to 0.033u	FAE suggestion
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR548 from 1.21k to 8.06k	FAE suggestion
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PR550 from 10.7k to 806	FAE suggestion
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC547 from 680P to 0.033u	FAE suggestion
15.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Change PC551 from 4700P to 0.033u	FAE suggestion
16.	2011/09/29	P57-PWR +CPU_CORE DECOUPLING	Add snubber and boost resistor	For 3x3 H-MOS solution
17.	2011/09/29	P49-PWR_BATTERY CONN / OTP	Add PR22 30k,PR27 100k, PR32 0 Ohm	For 120W adapter protect(9012)
18.	2011/09/29	P51-PWR_+3VALWP/+5VALWP	Change PC360 to SE000006R80	Change source
19.	2011/09/29	P49-PWR_BATTERY CONN / OTP	Add PR17 14k, PR33 0 Ohm	For CPU temperature protect(9012)
20.	2011/09/29	P51-PWR_+3VALWP/+5VALWP	Add PR373 0 Ohm	For 3/5V always power on(9012)

Compal Electronics, Inc.

Title: ***Power PIR***

Size: Custom | Document Number: QFKAA | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 45 of 48

HW PIR (Product Improve Record)

QCLA4,5 LA-7201P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.0 TO 0.1
GERBER-OUT DATE: 2011/12/30

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	11/24	33	Change P33 ALC280 schematic to ALC259 schematic.	For audio function
2	11/24	34	Change JEXMIC.4 JACK_SENSE to MIC_SENSE.	For audio function
3	11/24	35	Delete UB3,RB26,CB18,RH296	For delete CIR function
4	11/24	6,13,21	Delete QC1,RC4,C261,U17,R147,R103,R360,R392,R390,R1441~1442,R361,R106,RH304	For LVDS only
5	11/24	6,13,17	Delete Q23,C293,R62,R389,R120,R79,R97,L60,R262~265,R299~300,RH275,R1440	For LVDS only
6	11/24	6,13	Delete CPU_EDP_HPD,+LCD_VDD_R,+PANEL_VDD,LVDS_ENVDD,+3VS_LVDSDDC	For LVDS only
7	11/24	13	Delete D15 BOM structure and JLVDS.10 connect to +3VS	For LVDS function
8	11/24	13	Add J17 connector and change JLVDS from 40 to 30 pin connector.	For LVDS function
9	11/24	20	Delete USB20_N13,USB20_P13	For no Glasses free 3D Panel
10	11/24	13	Change RC82 BOM structure from IEDP@ to @.	For LVDS function
11	11/24	5,17	Change RC157,RC158,RH119,RH203 BOM structure from LVDS@ to mount.	For LVDS function
12	11/24	17	Delete CLK_CPU_EDP#,CLK_CPU_EDP	For LVDS only
13	11/24	15	Delete CEC schematic and JHDMI.13 HDMI_CEC net	For no CEC support
14	11/24	15	Delete R570,D55 and change U9.4 HDMI_HPD_R to HDMI_HPD	For HDMI HPD
15	11/25	15	Change L8~11 to SM070001U00	For HDMI signal
16	11/25	15	Delete U9.5 from +5VL to +5VS	For HDMI HPD
17	11/25	33	Change Audio codec schematic	For ALC259-VC2
18	11/25	17,29	Delete CH16,CH18,card reader schematic	For RTS5129
19	11/25	26	Delete FP & B-CAS schematic	For no support FP & B-CAS function
20	11/25	35,37	Delete JFUN,R8,R1466~1467,D90	For no support JFUN
21	11/25	20,27	Delete USB20_N10,USB20_P10,USB20_N12,USB20_P12	For no support TV tuner & 3G
22	11/25	27	Delete RH181 & 3G,B-CAS,JET schematic	For no support TV tuner & 3G
23	11/25	16,27	Delete mSATA schematic	For no support mSATA function
24	11/25	27	Delete RCL3,271@ component and net OSC_IN_R_R,OSC_IN_R	For no support S&M function
25	11/25	6	Change RC3 from 1Kohm to 10Kohm (SD028100280)	For no support eDP function
26	11/25	35	Delete UB1.89 HDPACT,UB1.86 HDPLOCK,UB1.68 HDPINT	For no support G-SENSOR function
27	11/28	35	Change PCH_PWR_EN from UB1.70 to UB1.68 and add UB1.70 EN_DFAN1	For support RPM FAN
28	11/28	5,35	Delete C1~4,R1~2,D1 and UB1.26 FANPWM	For no support PWM FAN
29	11/29	25	Delete S&C schematic	For no support S&C
30	11/29	31,32	Delete USB3.0 Host schematic	For no support external USB3.0 host IC
31	11/30	38	change R409 from 120K_1% to 120K_5%	For change tolerance
32	11/30	33	change RA17 from 0_1% to 0_5%	For change tolerance
33	11/30	13	Delete R260 and short directly	For reduce circuit
34	12/01	16	change DH1 from @ to NOGCLK@	For BOM control
35	12/01	37	Add SW4	For Debug
36	12/01	36	Delete U21,C453,C452	For LID on small board
37	12/02	35	Delete CPSETIN	For delete EC930 schematic
38	12/02	16	Add JRTC,CH9,DH8,DH9,R227	For non-rechargeable RTC schematic
39	12/02	36	Delete JBLG schematic	For non-keyboard led schematic
40	12/05	36	Modify JKB pin define	For meet SS KB Matrix
41	12/05	13	Change location from J17 to JLVDS1	For location naming
42	12/06	35	Delete UB1.85 SM_SENSE#	For no support S&M
43	12/06	25	Modify JUSIO pin define	For small board connect
44	12/06	38	Delete R425 and 0.75VR_EN#	For Power circuit connect
45	12/07	25	Add JODDB	For 15" ODD connector
46	12/07	15	Change U9.5 connect from +5VS to +HDMI_5V_OUT	For prevent leakage issue
47	12/08	29	Change JCRIO pin define	For small board connect
48	12/12	21	Change UH1.K1 and RH180.2 from BT_ON# to PCH_GPIO34	For common GPIO pins on EC side
49	12/12	35	UB1.18 and RB11 connect to BT_ON#	For common GPIO pins on EC side
50	12/12	25,35,37	Delete PWR_ON_LED# net	For common GPIO pins on EC side
51	12/12	25	Change JUSIO pin define	For LED behavior
52	12/12	16	Delete CH9,DH8,DH9,R277,JRTC	For RTC change to rechargeable
53	12/13	21	Delete Q51 and change PCH_WL_BT_LED to PCH_GPIO69	For change WL_BT_LED# to EC GPIO
54	12/13	35	UB1.21 connect WL_BT_LED#	For change WL_BT_LED# to EC GPIO
55	12/13	37	Change Q156B.3 from WL_BT_LED# to WIMAX_LED# and connect to R802	For WLAN LED behavior
56	12/13	35	Delete UB1.127 (USB_OC#0) and UB1.17 (USB_OC#1)	For no support USB S&C
57	12/13	20,29	Add TPM schematic	For TPM function
58	12/13	27	Delete Q36	For change BT_ON# to EC GPIO
59	12/13	14,30,37	Change JCRT,JUSBA,JUSBB,JTP symbol	For connector list update
60	12/13	25,29	Change JUSIO,JCRIO symbol	For connector list update
61	12/14	27	Change UCL1 to SLG3NB244VTR	For green clock
62	12/14	29	Change UT1.5 and RT7.1 net from +3VALW to +3VALW_PCH	For ErP Lot6 function
63	12/14	21	Add RH181 and connect ISDBT_DET, delete RH297	For no support TV tuner
64	12/14	21	Change RH194 from 100K 5% to 10K 5%	For update resistor value
65	12/14	21	Change RH315.2 connect +3VS and BOM structure to mount	For update resistor value
66	12/14	37	Change ZZZ P/N to DA60000T600	For update PCB P/N
67	12/14	37	Move D89 to TP small board	For Move to TP small board
68	12/15	16~24	Change UH1 P/N to SA00005FH30	For update UH1 P/N
69	12/15	30	Change CR40 P/N to SF000002Y00	For layout limitation
70	12/15	33	Delete RA53	For common design
71	12/15	25	Delete C381~4	For placement update
72	12/15	30	Delete RR23~24,CR26,RR36~37,CR29	For connect GND directly
73	12/15	9	Delete CC67	For not reserve
74	12/19	16	Delete T67~T69	For not reserve
75	12/19	29	Change YT1 form SJ132P7KW10 to SJ100004Z00 (small package)	For change to small size
76	12/19	29	Change CT2, CT3, CT4, CT5 from SE095104K80 to SE102104K00	For BOM reduce
77	12/19	29	Change JCRIO to SP010015H00	For follow connector list
78	12/20	13	Delete JLVDS.28 (+LCD_INV)	For prevent issue
79	12/20	37	Modify H1~H17	For Update screw hole

Compal Electronics, Inc.		
Title: HW-PIR		
Size: Custom	Document Number: QCLA4,5 LA-8862P M/B	Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 46 of 48	

HW PIR (Product Improve Record)

QCLA4,5 LA-8862P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.0 TO 0.1
GERBER-OUT DATE: 2011/12/30

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
80	12/20	35	Change UB1.68 (PCH_PWR_EN) to UB1.107	For EC common
81	12/20	35	Change UB1.73 (UMA_ENBKL) to UB1.76	For Update screw hole
82	12/20	21	Change RH198 from 100k to 10k	For follow Intel checklist
83	12/20	05	Change UC1.5 from +3VALW to +3VALW_PCH	For design change
84	12/20	16	Modify SATA_LED# to10k (RH29) +5VS pull high & 20k (RH35) pull low	For design change
85	12/20	17	Change CLKREQ_CR#,CLKREQ_USBA30#,CLKREQ_USB30# to PCH_GPIO25, 26, 44	For design change
86	12/20	20,23	Change CH104 to 100p and CH71 to 0402	For design change
87	12/20	27,35	Change BT_ON# netname to BT_ON and UA4 to UM4	For design change
88	12/20	27	Modify LED_WIMAX# to 100k +5VS pull high & 200k pull low	For design change
89	12/20	35	Delete CB13	For design change
90	12/20	33	Change CA3,CA46,CA36 to 0805_6.3V6M	For cost down
91	12/20	38	Delete R5534 and short directly	For design change
92	12/20	37	Changr R819 from +5VS to +3VS	For design change
93	12/20	5,25	Changr C13,C17,C356,C355,C354 to 0805_6.3V6M and unmount C354	For cost down
94	12/20	35	Delete UB2,CB17,RB25 and connect UB1.127 to PM_SLP_S4#, UB1.14 to PM_SLP_S5#	For cost down
95	12/20	35	Delete RB24,RB28,RB4,RB5,RB7,R37 and change UB1.119,117,75,64,27,16 to NC	For cost down
96	12/21	28	Change symbol from SP021105131	For apply symbol
97	12/21	35	Change TP_CLK,TP_DATA pull high to +5VS	For TP spec
98	12/21	13	Unmount D84	For reserve
99	12/22	15,25,30	Swap L9,L11,LR1,LR2,L53,L54 signal	For swap signal
100	12/22	30	Swap U3TXDP1_R_L and U3TXDN1_R_L, swap U3RXDP1_R_L and U3RXDN1_R_L	For swap signal
101	12/23	14,15	Change F1,F2 to SP040003A00	For component common
102	12/24	29	Change RR66~67 to mount, LR9 to unmount	For choke reserved
103	12/24	37	Cancel H6, H17 (FAN stand-off) and change H4 to H_3P3 (VGA)	For ME drawing update
104	12/24	28	Change PJ29 from JUMP_43X118 to JUMP_43X39	For layout concern
105	12/24	38	Delete R105, add PJ30 to contact +3VS & +3V_WLAN	For no support AOAC function
106	12/26	36	Update JDB symbol and modify pin define	For connector list update and pin define for customer's request
107	12/26	13,17	Delete RH282, change RH116 to mount, JLVDS1.2 contact LVDS_SEL	For update pin define and BOM reduce
108	12/26	13	JLVDS1.1&11&12 contact GND	For LVDS cable smooth route and BOM reduce
109	12/26	33	Move RA32 & RA33 to Audio/B	For AMIC function
110	12/26	29	JCRIO.11 contact SENSE_A, JCRIO.12 contact INT_MIC	For AMIC function
111	12/26	36	Swap JKB connector pin define	For latest keyboard spec
112	12/26	29	Swap LR9 pin define	For layout concern
113	12/27	29	Swap JCRIO pin define	For layout concern
114	12/27	37	Update JTP pin define	For PIN define rule
115	12/27	29	Update TPM schematic	For co-lay SLB9635 and SLB9655
116	12/27	28	Add CL35 and un-mount	For EMI request
117	12/27	21	Change CIR_EN# to PCH_GPIO39 and ISDBT_DET to PCH_GPIO48	For schematic update
118	12/27	21	Change HDD2_DET# to PCH_GPIO57 and LNB_EN to PCH_GPIO70	For schematic update
119	12/27	21	Change 3D_DET# to PCH_GPIO71	For schematic update
120	12/27	20,30,35	Add S&C schematic	For reserve S&C schematic
121	12/27	33	Add Analog MIC schematic	For Analog MIC
122	12/27	28	Change RL8.2 from LAN_X1 to LAN_X2	For vendor recommendation
123	12/27	11,21	Add D54,RH210,RH100,QC9 and delete RC117,RC118	For Ivy/Sandy bridge M1/M3 co-lay solution
124	12/27	11	Change QC7,QC8 to always mount	For Ivy/Sandy bridge M1/M3 co-lay solution
125	12/27	38	Change R158 from 100Kohm to 220Kohm	For intel S3 power reduce sequence between +1.5VS_CPU and +0.75VS
126	12/27	33	Add CA64 0402 cap @ on SENSE_A	For audio sense A pin
127	12/28	30	Change R569 to PJ31	For S&C function
128	12/28	30	Add RH4,CH80	For prevent abnormal turn on
129	12/28	30	Add CH99,CH102 and delete CH97	For prevent abnormal turn on and do soft start
130	12/29	38	Change R5545 from 100k to 10k	For prevent abnormal turn on and do soft start
131	01/03	28	Change UL3,UL4 from SP050006N00 to SP050005Z00	For update transformer P/N
132	01/03	29	change UT1 P/N from SA00000GG40 to SA00000GG60.	For TPM firmware update
133	01/03	27	change R1456,R1457,C907,C908,Q210 to @	For TPM firmware update

QCLA4,5 LA-8862P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2
GERBER-OUT DATE: 2012/01/10

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	02/01	28	Add PJ32 and connect +3VALW_PCH & +3V_LAN	For power saving
2	02/02	29	Change JCRIO.2 to connect MIC_SENSE and JCRIO.1 to connect NBA_PLUG	For change pin define
3	02/02	33	Delete sense_A off page,CA64 and add RA32,RA33	For sense A circuit
4	02/02	37	Change JTP from SP010015H00 to SP01001BF10	For connector list
5	02/02	33	Add JMIC connector SP02000RO00	For connector list
6	02/02	27	Change JWLAN from SP07000JP00 to SP07000TB00	For connector list
7	02/02	38	Change Q44A to Q6B and delete Q44	For component reduce
8	02/02	16	Delete T67~69	For common design
9	02/03	35	UB1.38 connect AOAC_WLAN_PWR_EN# and UB1.91 connect WLAN_RST#	For WLAN Power on/off and WLAN reset
10	02/03	27	Change R1456,R1457,C907,C908,Q210 to mount	For WLAN Power on/off and WLAN reset
11	02/03	27	change R1457.1 to connect AOAC_WLAN_PWR_EN#	For WLAN Power on/off and WLAN reset
12	02/03	27	Change JWLAN.22 to connect WLAN_RST#_R	For WLAN Power on/off and WLAN reset
13	02/03	27	Change C260,CM7,CM8,CM9,C254 to connect +1.5VS_WLAN	For WLAN Power on/off and WLAN reset
14	02/03	27	ADD PJ33 (PJ33 don't short),UM5,RM19,RM21 and +1.5VS_WLAN (power)	For WLAN Power on/off and WLAN reset
15	02/03	27	Change UM4.1 to connect AOAC_WLAN_PWR_EN#	For WLAN Power on/off and WLAN reset
16	02/06	28	Change CL63 from SE120102K80 to SE120102K90	For sourcer suggestion
17	02/06	37	Change H18,H19 to H_3P0N	For ME drawing update
18	02/08	21	Change UH1.T7 from HDMI_HPD to CHP3_SERDBG	For Eureka Serial POST GPIO
19	02/08	21	Change RH292 from 10Kohm to 1Kohm and delete T66	For Eureka Serial POST GPIO
20	02/08	21	Change UH1.T7 from HDMI_HPD to CHP3_SERDBG and connect to JCRT.4	For Eureka Serial POST GPIO

Compal Electronics, Inc.			
Title: HW-PIR			
Size: Custom	Document Number: QCLA4,5 LA-8862P M/B		Rev: 0.2
Date: Thursday, February 16, 2012	Sheet 47 of 48		

QCLA4,5 LA-8862P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2
GERBER-OUT DATE: 2012/01/10

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
21	02/08	27	Add TL1 test point	For LAN FAE suggestion
22	02/09	15	Add D94~D96 on HDMI signal	For ESD request
23	02/09	27	Add D99,D100 on LAN signal	For ESD request
24	02/09	14	DEL D3~D5 and add D97,D98 on CRT signal	For ESD request
25	02/09	7,31	Add RC74 and net DRAMRST_CNTRL_EC connect RC74.1 & UB1.89	For DS3 function reserve
26	02/09	25	Add R79~82	For reduce SATA signals reflection
27	02/14	11	Change CD7 from SF000002O00 (H=5.9) to SF000002Z00 (H=4.4)	For thermal issue

Compal Electronics, Inc.

Title: *HW-PIR*

Size: Custom | Document Number: QCLA4,5 LA-8862P M/B | Rev: 0.2

Date: Thursday, February 16, 2012 | Sheet 48 of 48