


VA70HW BLOCK DIAGRAM



POWER

CPU VCORE	PAGE 80
SYSTEM, +3V, +5V	PAGE 81
+VCCP & +VCCP_VT	PAGE 82
DDR & VTT	PAGE 83
2.5V & 1.5VS & 1.1VS	PAGE 84
SMART CHARGER	PAGE 88
POWER DETECT	PAGE 90
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

VGA POWER

GPU VCORE	PAGE 80
+1.05VS_VGA	
+3VS_VGA	
+12VS_VGA	
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

Power Rails

Sleep State	RTC	VA	VSUS	VS
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4	ON	ON	ON	OFF
SS/ AC	ON	ON	ON	OFF
SS/ DC	ON	ON	OFF	OFF

PCIe Port



PCIe_P1	CARDREADER
PCIe_P2	mSATA
PCIe_P3	Mini CARD (WLAN)
PCIe_P4	LAN
PCIe_P5	
PCIe_P6	


USB20 PORT

USB P00	External MB
USB P01	External MB
USB P02	External DB
USB P03	
USB P04	
USB P05	WiFi
USB P08	Camera
USB P09	External DB
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	

SATA PORT

SATA P0	HDD 1
SATA P1	
SATA P2	ODD
SATA P3	
SATA P4	mSATA
SATA P5	HDD 2






PEGATRON Title : CPU(1)_DMI,PEG,FDI,CLK,MISC
 PEGATRON COMPUTER INC Engineer: Wing_Cheng



Size B	Project Name VA70_HW	Rev 1.0
-----------	-------------------------	------------

Date: Friday, January 18, 2013 Sheet 3 of 96




+1.35V +1.35V 6.16,18,63,83

R0520,R0521 must be grounded.
CRB 0.7




PEGATRON		Title : CPU(4)_PWR	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size	Project Name	Rev	
C	VA70_HW	1.0	
Date: Friday, January 18, 2013		Sheet	7 of 95




U0301F Haswell rPGA EDS

SOCKET_947P
12V012B5M001




U0301G Haswell rPGA EDS

SOCKET_947P
12V012B5M001



Placement note:
1. SP0801 close to CPU

R1.2 2012/11/08
COST dwn 0ohm



PEGATRON Title : CPU(3)_CFG,RSVD,GND
PEGATRON COMPUTER INC Engineer: Wing_Cheng

Size B	Project Name VA70_HW	Rev 1.0
Date: Friday, January 18, 2013		Sheet 8 of 96

CFG strapping information: The CFG signals have a default value of '1'



CFG[1:0]: Reserved configuration lane.

CFG[2]: PCIe Static Numbering Lane Reversal- CFG[2] is for the 16x
 - 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: eDP enable
 -1 = Disabled
 -0 = Enabled

CFG[6:5]: PCI Express Port Bifurcation Straps
 -00 = 1 x8, 2 x4 PCI Express*
 -01 = reserved
 -10 = 2 x8 PCI Express*
 -11 = 1 x16 PCI Express*

CFG[19:7]: Reserved configuration lane.



5

4

3

2

1

D

D

C

C

B

B

A


A

PEGATRON Title : NB(3)_****		
PEGATRON COMPUTER INC Engineer: Wing_Cheng		
Size	Project Name	Rev
C	VA70_HW	1.0
Date: Friday, January 18, 2013		Sheet 10 of 96


DDR3L Vref

- +1.35V_DDR3 → +1.35V_DDR3 16,17
- +V_VREF_CA_DIMM0 → +V_VREF_CA_DIMM0 16
- +V_VREF_DQ_DIMM0 → +V_VREF_DQ_DIMM0 5,16
- +V_VREF_CA_DIMM1 → +V_VREF_CA_DIMM1 17
- +V_VREF_DQ_DIMM1 → +V_VREF_DQ_DIMM1 5,17

M3: CPU driven VREF path is stuffed be default.
 M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off








Intel 0203
 M3+M1: Default Recommendation






R1. 4--2

PEGATRON		Title : VID Controller	
PEGATRON COMPUTER INC		Engineer: Wing Cheng	
Size	Project Name	Rev	
C	VA70 HW	1.0	
Date: Friday, January 18, 2013		Sheet	19 of 95




Request by CSC for CMOS clear function

CMOS Settings	JIRST2002
Clear CMOS	Shunt
Keep CMOS	Open (Default)



SATA0GP's pull up 電阻 (參考線路(43K ohm)和check list(10K ohm)) 寫的不同?? 先照參考線路



R1.2 2012/10/29
option changed from /non_FDI_@
R1.2 2012/12/06
remove R2335~R2337, R2339~R2341, JP2304~JP2306 for GDDR5


R1.2 2012/10/29
option changed from /FDI
R1.2 2012/12/19
option changed from /non_RETINA
R1.3 2013/1/8
R2332~R2334 are removed

R1.2 2012/10/29
option changed from /FDI
R1.2 2012/12/19
option changed from /non_RETINA

R1.2 2012/11/27
follow intel design guide
remove R2348 for GDDR5
co-lay with R2335
R1.2 2012/12/19
option changed from /non_RETINA

R1.2 2012/10/29
option changed from /non_FDI
R1.2 2012/12/06
remove R2338, R2329~R2331, R2349 for GDDR5

R1.2 2012/11/27
follow intel design guide




CRT Disable: (For discrete graphic)

- 1. NC: CRT_R_CRT_G, CRT_B, CRT_G_PCH, CRT_R_PCH, CRT_VSYNC, CRT_VSYNC
- 2. 1KΩ+5% pull-down to GND: R2309, R2307, R2308, R2313, R2319, R2320, R2327, R2328
- 3. Connected to GND: CRT_ITRN, DAC_IREF
- 4. Connect to +V3.3: VCCADAC

BBS_BIT0, BBS_BIT1 : Boot BIOS Strap


Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH) DEFAULT

Sampled on rising edge of PWROK.





STP_A16OVR: A16 swap override Strap/ Top-Block swap override jumper


Low=Enabled A16 swap override/ Top-Block swap override
High=Default




Strap information:

These signals have a weak internal pull down
DDPB_CTRLDATA: "0" = Port is not detected; "1" = Port is detected
DDPC_CTRLDATA: "0" = Port is not detected; "1" = Port is detected
DDPD_CTRLDATA: "0" = Port is not detected; "1" = Port is detected





USB Port	External I/O
USB P00	External 2.0/3.0
USB P01	External 2.0/3.0
USB P02	External 2.0
USB P03	
USB P04	
USB P05	Wifi
USB P07	
USB P08	Camera
USB P09	External 2.0
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	



Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


Table 1-5. Mobile Lynx Point SKUs Flexible I/O Map

SKU	High Speed I/O Ports																	
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18
QM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	SATA 3Gb/s Port 4
HM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	SATA 3Gb/s Port 4
HM86	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 3Gb/s Port 3	NA




NOTES:
 1. Ports listed with NA are not available and are disabled.

PEGATRON Title : **PCM(S) PCI,NVRAM,USB**
 PEGATRON COMPUTER INC Engineer: **Wing Cheng**
 Size | Project Name | Rev
 Custom **VA70 HW** | 1.0
 Date: Friday, January 18, 2019 Sheet 24 of 96

-VIO -> VIO 16,17,20,21,22,25,26,27,28,30,33,37,38,39,40,41,43,47,48,53,55,60,63,65,66,91,92
 -VSRW0 -> VSRW0 4,22,23,27,28,30,33,43,45,61,81,82
 -VOCDBW -> VOCDBW 27
 -VSRW0_ORG -> VSRW0_ORG 20,21,22,24,26,27




PCB_ID	PCB_ID1	PCB_ID0
R1.0	TBD	0
R1.1	TBD	0
R1.2	TBD	1
R1.3	TBD	1




GPIO change:
 GPIO_PLUG_EVENT/PCI_E_WAKE/OP_SDP/DDR_VOLT_SEL
 PCB_ID#
 R1.1






USB3 Port 3 PCIe Port2 Mode (USB3P3_PCIEP2_MODE)
 USB3p3 each6_gp7to pin is a '0', then Root Port 2 is assigned to USB3 Port 3, else it is assigned to PCI Express.
 USB3 Port 2 PCIe Port1 Mode (USB3P2_PCIEP1_MODE)
 USB3p2 each7_gp7 pin is a '0', then Root Port 1 is assigned to USB3 Port 2, else it is assigned to PCI Express.




TP14 is Intel Reserved Pin: Must have a pull up resistor to VCC3_3. Standard resistor value in the range of 4.7K to 15K ok (shark bay LPT EDS 486708)





DCPSUS1 · DCPSUS2(27) · DCPSUS3:
 If INTVRMEN is strapped high then power to this well is supplied internally and this pin should be left as no connect.
 If INTVRMEN is strapped low then power to this well must be supplied by an external 1.05 V suspend rail.
 Note: External VR mode applies to Mobile Only.
 (shark bay GaryRef schematic 481356)

DH82LFMS
02V000000012



R1.2 2012/11/27
 follow intel design guide
 R1.2 2012/11/28
 R2601 is removed
 R1.2 2012/12/06
 remove R2612, R2610 for GDDRS
 R1.2 2012/12/19
 option changed to N/A

R1.2 2012/12/03
 R1.2 2012/12/04
 change short pin size


R1.2 2012/12/17
 R2606 is removed

R1.2 2012/12/03
 cost down 0ohm

R1.2 2012/12/04
 change short pin size







R1.2 2012/12/03
 cost down 0ohm

R1.2 2012/12/04
 change short pin size



- +V1.05VM_VCCASW ○ +V1.05VM_VCCASW 27
- +VTT_PCH_VCCIO ○ +VTT_PCH_VCCIO 27
- +1.05VS ○ +1.05VS 4,25,27,47,63,80,82
- +1.5VS ○ +1.5VS 20,21,22,24,27,41,53,55,63,84
- +3VS ○ +3VS 16,17,20,21,22,23,25,27,28,30,33,37,38,39,40,41,43,47,48,49,53,55,60,63,65,66,91,92
- +3VSUS_VCCPSUS ○ +3VSUS_VCCPSUS 27


DH82LFMS
02V000000012





U2001K LPT_PCH_M_E05

AA16	VSS136	VSS171	B19
AA20	VSS197	VSS170	B23
AA22	VSS196	VSS169	B27
AA29	VSS195	VSS168	B31
AA4	VSS194	VSS167	B35
AB12	VSS193	VSS166	B39
AB34	VSS192	VSS165	B43
AB38	VSS191	VSS164	B47
AC2	VSS190	VSS163	B51
AC44	VSS189	VSS162	B55
AD14	VSS188	VSS161	B59
AD18	VSS187	VSS160	B63
AD30	VSS186	VSS159	B67
AD32	VSS185	VSS158	B71
AD40	VSS184	VSS157	B75
AD6	VSS183	VSS156	B79
AD209	VSS182	VSS155	B83
AD22	VSS181	VSS154	B87
AD28	VSS180	VSS153	B91
AE16	VSS179	VSS152	B95
AE28	VSS178	VSS151	B99
AF38	VSS177	VSS150	B103
AF8	VSS176	VSS149	B107
AG2	VSS175	VSS148	B111
AG28	VSS174	VSS147	B115
AG44	VSS173	VSS146	B119
AG8	VSS172	VSS145	B123
AH18	VSS171	VSS144	B127
AH22	VSS170	VSS143	B131
AH4	VSS169	VSS142	B135
AH14	VSS168	VSS141	B139
AH38	VSS167	VSS140	B143
AK4	VSS166	VSS139	B147
AK14	VSS165	VSS138	B151
AK34	VSS164	VSS137	B155
AK48	VSS163	VSS136	B159
AL2	VSS162	VSS135	B163
AL12	VSS161	VSS134	B167
AL22	VSS160	VSS133	B171
AL32	VSS159	VSS132	B175
AL42	VSS158	VSS131	B179
AL52	VSS157	VSS130	B183
AL62	VSS156	VSS129	B187
AL72	VSS155	VSS128	B191
AL82	VSS154	VSS127	B195
AL92	VSS153	VSS126	B199
AL102	VSS152	VSS125	B203
AL112	VSS151	VSS124	B207
AL122	VSS150	VSS123	B211
AL132	VSS149	VSS122	B215
AL142	VSS148	VSS121	B219
AL152	VSS147	VSS120	B223
AL162	VSS146	VSS119	B227
AL172	VSS145	VSS118	B231
AL182	VSS144	VSS117	B235
AL192	VSS143	VSS116	B239
AL202	VSS142	VSS115	B243
AL212	VSS141	VSS114	B247
AL222	VSS140	VSS113	B251
AL232	VSS139	VSS112	B255
AL242	VSS138	VSS111	B259
AL252	VSS137	VSS110	B263
AL262	VSS136	VSS109	B267
AL272	VSS135	VSS108	B271
AL282	VSS134	VSS107	B275
AL292	VSS133	VSS106	B279
AL302	VSS132	VSS105	B283
AL312	VSS131	VSS104	B287
AL322	VSS130	VSS103	B291
AL332	VSS129	VSS102	B295
AL342	VSS128	VSS101	B299
AL352	VSS127	VSS100	B303
AL362	VSS126	VSS99	B307
AL372	VSS125	VSS98	B311
AL382	VSS124	VSS97	B315
AL392	VSS123	VSS96	B319
AL402	VSS122	VSS95	B323
AL412	VSS121	VSS94	B327
AL422	VSS120	VSS93	B331
AL432	VSS119	VSS92	B335
AL442	VSS118	VSS91	B339
AL452	VSS117	VSS90	B343
AL462	VSS116	VSS89	B347
AL472	VSS115	VSS88	B351
AL482	VSS114	VSS87	B355
AL492	VSS113	VSS86	B359
AL502	VSS112	VSS85	B363
AL512	VSS111	VSS84	B367
AL522	VSS110	VSS83	B371
AL532	VSS109	VSS82	B375
AL542	VSS108	VSS81	B379
AL552	VSS107	VSS80	B383
AL562	VSS106	VSS79	B387
AL572	VSS105	VSS78	B391
AL582	VSS104	VSS77	B395
AL592	VSS103	VSS76	B399
AL602	VSS102	VSS75	B403
AL612	VSS101	VSS74	B407
AL622	VSS100	VSS73	B411
AL632	VSS99	VSS72	B415
AL642	VSS98	VSS71	B419
AL652	VSS97	VSS70	B423
AL662	VSS96	VSS69	B427
AL672	VSS95	VSS68	B431
AL682	VSS94	VSS67	B435
AL692	VSS93	VSS66	B439
AL702	VSS92	VSS65	B443
AL712	VSS91	VSS64	B447
AL722	VSS90	VSS63	B451
AL732	VSS89	VSS62	B455
AL742	VSS88	VSS61	B459
AL752	VSS87	VSS60	B463
AL762	VSS86	VSS59	B467
AL772	VSS85	VSS58	B471
AL782	VSS84	VSS57	B475
AL792	VSS83	VSS56	B479
AL802	VSS82	VSS55	B483
AL812	VSS81	VSS54	B487
AL822	VSS80	VSS53	B491
AL832	VSS79	VSS52	B495
AL842	VSS78	VSS51	B499
AL852	VSS77	VSS50	B503
AL862	VSS76	VSS49	B507
AL872	VSS75	VSS48	B511
AL882	VSS74	VSS47	B515
AL892	VSS73	VSS46	B519
AL902	VSS72	VSS45	B523
AL912	VSS71	VSS44	B527
AL922	VSS70	VSS43	B531
AL932	VSS69	VSS42	B535
AL942	VSS68	VSS41	B539
AL952	VSS67	VSS40	B543
AL962	VSS66	VSS39	B547
AL972	VSS65	VSS38	B551
AL982	VSS64	VSS37	B555
AL992	VSS63	VSS36	B559
AL1002	VSS62	VSS35	B563
AL1012	VSS61	VSS34	B567
AL1022	VSS60	VSS33	B571
AL1032	VSS59	VSS32	B575
AL1042	VSS58	VSS31	B579
AL1052	VSS57	VSS30	B583
AL1062	VSS56	VSS29	B587
AL1072	VSS55	VSS28	B591
AL1082	VSS54	VSS27	B595
AL1092	VSS53	VSS26	B599
AL1102	VSS52	VSS25	B603
AL1112	VSS51	VSS24	B607
AL1122	VSS50	VSS23	B611
AL1132	VSS49	VSS22	B615
AL1142	VSS48	VSS21	B619
AL1152	VSS47	VSS20	B623
AL1162	VSS46	VSS19	B627
AL1172	VSS45	VSS18	B631
AL1182	VSS44	VSS17	B635
AL1192	VSS43	VSS16	B639
AL1202	VSS42	VSS15	B643
AL1212	VSS41	VSS14	B647
AL1222	VSS40	VSS13	B651
AL1232	VSS39	VSS12	B655
AL1242	VSS38	VSS11	B659
AL1252	VSS37	VSS10	B663
AL1262	VSS36	VSS9	B667
AL1272	VSS35	VSS8	B671
AL1282	VSS34	VSS7	B675
AL1292	VSS33	VSS6	B679
AL1302	VSS32	VSS5	B683
AL1312	VSS31	VSS4	B687
AL1322	VSS30	VSS3	B691
AL1332	VSS29	VSS2	B695
AL1342	VSS28	VSS1	B699
AL1352	VSS27	VSS0	B703
AL1362	VSS26	VSS0	B707
AL1372	VSS25	VSS0	B711
AL1382	VSS24	VSS0	B715
AL1392	VSS23	VSS0	B719
AL1402	VSS22	VSS0	B723
AL1412	VSS21	VSS0	B727
AL1422	VSS20	VSS0	B731
AL1432	VSS19	VSS0	B735
AL1442	VSS18	VSS0	B739
AL1452	VSS17	VSS0	B743
AL1462	VSS16	VSS0	B747
AL1472	VSS15	VSS0	B751
AL1482	VSS14	VSS0	B755
AL1492	VSS13	VSS0	B759
AL1502	VSS12	VSS0	B763
AL1512	VSS11	VSS0	B767
AL1522	VSS10	VSS0	B771
AL1532	VSS9	VSS0	B775
AL1542	VSS8	VSS0	B779
AL1552	VSS7	VSS0	B783
AL1562	VSS6	VSS0	B787
AL1572	VSS5	VSS0	B791
AL1582	VSS4	VSS0	B795
AL1592	VSS3	VSS0	B799
AL1602	VSS2	VSS0	B803
AL1612	VSS1	VSS0	B807
AL1622	VSS0	VSS0	B811
AL1632	VSS0	VSS0	B815
AL1642	VSS0	VSS0	B819
AL1652	VSS0	VSS0	B823
AL1662	VSS0	VSS0	B827
AL1672	VSS0	VSS0	B831
AL1682	VSS0	VSS0	B835
AL1692	VSS0	VSS0	B839
AL1702	VSS0	VSS0	B843
AL1712	VSS0	VSS0	B847
AL1722	VSS0	VSS0	B851
AL1732	VSS0	VSS0	B855
AL1742	VSS0	VSS0	B859
AL1752	VSS0	VSS0	B863
AL1762	VSS0	VSS0	B867
AL1772	VSS0	VSS0	B871
AL1782	VSS0	VSS0	B875
AL1792	VSS0	VSS0	B879
AL1802	VSS0	VSS0	B883
AL1812	VSS0	VSS0	B887
AL1822	VSS0	VSS0	B891
AL1832	VSS0	VSS0	B895
AL1842	VSS0	VSS0	B899
AL1852	VSS0	VSS0	B903
AL1862	VSS0	VSS0	B907
AL1872	VSS0	VSS0	B911
AL1882	VSS0	VSS0	B915
AL1892	VSS0	VSS0	B919
AL1902	VSS0	VSS0	B923
AL1912	VSS0	VSS0	B927
AL1922	VSS0	VSS0	B931
AL1932	VSS0	VSS0	B935
AL1942	VSS0	VSS0	B939
AL1952	VSS0	VSS0	B943
AL1962	VSS0	VSS0	B947
AL1972	VSS0	VSS0	B951
AL1982	VSS0	VSS0	B955
AL1992	VSS0	VSS0	B959
AL2002	VSS0	VSS0	B963

PCH SPI ROM




R1.0 0106




ROM setting:
 Configuration 1. ITE HSPI -> short J2803 pin2 & 3
 and no stuff U2801,U2802
 Configuration 2. One ROM solution -> short J2803 pin1&2
 and no stuff U2802 ; stuff U2801(BIOS+ME)
 Configuration 3. Two ROM solution -> short J2803 pin1&2 , J2802 pin2&3
 Stuff U2801(ME), Stuff U2802(BIOS)

Follow Intel setting:
 U2801: ME
 U2802: BIOS

SPI Debug Connector



PCH SMBus






PEGATRON		Title : CLK_JCS9LRS3197	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size	Project Name	Rev	
Custom	VA70_HW	1.0	
Date: Friday, January 18, 2013	Sheet	29	of 96



- +3VA_EC 38.47
- +3VS 14.1, 20.21, 22, 23, 25, 26, 27, 28, 30, 37, 38, 39, 40, 41, 43, 47, 48, 49, 53, 55, 60, 63, 65, 66, 91, 92
- +3VSB 4.22, 23, 27, 28, 30, 43, 61, 81, 92
- +3VA 20.27, 60, 63, 65, 66, 91, 92

R1.2 2012/11/08
cost down 0ohm



R1.2 2012/11/06
工廠要求增加

R1.2 2012/11/06
工廠要求增加


R1.2 2012/11/08
cost down 0ohm
R1.2 2012/11/28
change to 33ohm for Intel check list
R1.2 2012/12/07
R3056~R3059 are replaced by SP3014, SP3015, SP3019, SP3020
R1.2 2012/12/17
SP3014, SP3015, SP3019, SP3020 are replaced by 0ohm

R1.2 2012/11/08
cost down 0ohm
R1.2 2012/11/28
change back to 0ohm
R1.2 2012/11/06
R3042, R3044 are replaced by SP3008, SP3012
R1.2 2012/11/17
SP3006, SP3012 replaced by 0ohm




Cloud=12.SFF
place close to EC

non-Share ROM

Share ROM




need to check ROM P/N



R1.2 2012/11/06
工廠要求增加

For PU / PD



R1.2 2012/11/08
follow MAS0

R1.2 2012/12/05
R3065 changed to 0

R1.2 2012/11/30
cost down

R1.2 2012/10/29
All components options changed from /non_FDI

R1.2 2012/12/06
remove U3501 for GDDR5

<Variant Name>

PEGATRON Title: DP to VGA		
BSI-CSC-HW R&D Dept.5		Engineer: Wing_Cheng
Size	Project Name	Rev
Custom	VA70 HW	1.0
Date: 2012 January 11, 2013		Sheet 39 of 39

Initial Code EEPROM

LVDS

CH A




CH B




LVDS/eDP control signal

LVDS/eDP共用pin

LVDS/eDP共用pin



eDP




From CPU



R1.2 2012/10/29
option changed from /non_FDI
R1.2 2012/12/06
remove C3727~C3730 for GDDR5

HPD



CPU
HPD low active

R1.2 2012/11/15
Changing to 30pins+10pins


R1.2 2012/11/19
Pin mapping changed


R1.2 2012/11/29
P/N changed to 32V37G8SM011
R1.2 2012/11/29
option changed from N/A
R1.2 2012/12/06
remove CON3704 for GDDR5

R1.2 2012/11/26
prevent +EDP_VCC voltage drop
R1.2 2012/11/28
SCL, SDA changed to +EDP_VCC
R1.2 2012/11/30
CON3704 pin8 chaged to NC

R1.2 2012/11/20
P/N changed


USB Camera






R1.2 2012/10/29
option changed from /non_FDI
R1.2 2012/12/06
remove R3837, R3838 for GDDR5



R1.2 2012/10/29
option changed from /FDI
R1.2 2012/12/19
option changed from /non_RETINA



R1.2 2012/10/29
option changed from /non_FDI_@
R1.2 2012/12/06
remove R3825, R3826, R3835, R3836 for GDDR5




R1.2 2012/10/29
option changed from /non_FDI_@
R1.2 2012/12/06
remove R3825, R2826, R3835, R3836 for GDDR5




RSET Requirements: DACA_RSET= 124 Ohm, 1%, stuffed by default.

Figure 71. GPU-DAC Connections

The IC filter circuit (NV DSC only)
 DDC: L=27nH, C=12PF
 HSYNC/VSYNC: L=27nH, C=47PF
 RGB: L=100nH, C=10PF



Close to connector and do T routing




R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917
 Intel design guide : 680ohm /UMA
 NV reference schematics : 499ohm /DGPUO

R1.2 2012/12/03
 L3901~L3904 are changed to 90ohm for layout to change footprint
 0ohm are removed cause they can't co-layer with new footprint

R1.2 2012/12/04
 L3903, L3902 pin mapping changed
 Add RN3901~RN3904 for layout

R1.2 2012/12/11
 changed to 450ohm
 R1.3 2013/1/15
 changed to 670ohm

R1.3 2013/1/16
 L3901~L3904 are swapped




EMI suggestion 0922

EMI suggestion 0922



EMI suggestion 0922

EMI suggestion 0922

EMI solution




HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible




EMI solution


RN3905, RN3906
 Intel design guide: 2.2K ohm /UMA
 NV reference schematics: 4.7K ohm /DGPUO






R1.0 0106
 HDMI HPD Cost Reduced Level Shifter Design Recommendation



From System's PCIE interface



R1.2 2012/11/08
cost down 0ohm



Remove Serial Flash
 Reserve for BIOS boot function


When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.

Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7


SP1	SD D7	XD RDY
SP2	SD D6	XD RE#
SP3	SD D5	XD CE#
SP4	SD D4	XD WE#
SP5		MS_BS XD_CLE
SP6		MS_D5 XD_ALE
SP7		MS_D1 XD_WP#
SP8		MS_D4 XD_D0
SP9		MS_D0 XD_D1
SP10		MS_D2 XD_D2
SP11		MS_D6 XD_D3
SP12		MS_D3 XD_D4
SP13		MS_D7 XD_D5
SP14		MS_CLK XD_D6
SP15	SD_WP	XD_D7

Share Pin

AMP De-Pop Control circuit



PEGATRON Title :AUDIO ALC269		Engineer: Wing_Cheng
BU1-RD Div.1-HW RD Dept.1		Rev 1.0
Size B	Project Name VA70_HW	Date: Friday, January 18, 2013
Sheet 42 of 96		



PEGATRON		Title : TPM CONN	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Wing_Cheng	
Size B	Project Name VA70_HW		Rev 1.0
Date: Friday, January 18, 2013		Sheet 43 of 96	

5

4

3

2

1

D

D

C

C

B

B

A

A

Del Entry audio circuit

SR-8
0121-11

PEGATRON		Title : CODEC-ALC269	
ASUSTeK COMPUTER INC. NB1		Engineer: Wing_Cheng	
Size Custom	Project Name VA70_HW	Date: Friday, January 18, 2013	Rev 1.0
		Sheet	44 of 96

5

4

3

2


1

Del Entry audio circuit

SR-8
0121-11


PEGATRON		Title : AUDIO ALC269	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size Custom	Project Name VA70_HW	Date: Friday, January 18, 2013	Rev 1.0
Date: Friday, January 18, 2013		Sheet	45 of 96

Thermal Policy





PEGATRON Title : RST_Reset Circuit		
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Wing_Cheng
Size B	Project Name VA70_HW	Rev 1.0
Date: Friday, January 25, 2013		Sheet 47 of 96


Touch Pad Button



Keyboard




U5001 Close to CPU



temp setting : 97 degree

Plam Rest Thermal Sensor



PHILIP PMBS3904
Pleace in the center of Plamrest.


Place near PCH

U4903 under palmrest

SMBUS addr=1001100x (98)
U4903: Remote(Local) thermal sensor,use remote mode.

R1.2-10

FAN



5

4

3

2

1

D

D

C

C

B

B

A

A

PEGATRON		Title : Realtek_RT55138	
BG1-HW RD Dw:2-NB RD Dept.5		Engineer: Wing_Cheng	
Size	Project Name	Rev	
C	VA70_HW	1.0	
Date: Friday, January 18, 2013		Sheet	50 of 95

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



PEGATRON		Title : USB3.0 uPD720200	
BG11HW1		Engineer: <i>Wing Cheng</i>	
Size	Project Name	Rev	
C	VA70_HW	1.0	
Date: <i>Friday, January 18, 2013</i>		Sheet	51 of 95








PEGATRON		Title : PCIE NEW CARD	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size Custom	Project Name VA70_HW	Date: Friday, January 18, 2013	Rev 1.0
Date: Friday, January 18, 2013		Sheet	52 of 96

PCIe/mSATA

Select PCIe or mSATA IF select mSATA (only +3VAUX)



Follow SanDisk SSD U100 spec.
23 TXP
25 TXN
31 RXN
33 RXP















PEGATRON Title : **MINICARD (WUSB /UPCONVERT)**




BU1-RD Div.1-HW RD Dept.1 Engineer: **Wing_Cheng**

Size	Project Name	Rev
Custom	VA70_HW	1.0







PEGATRON Title : TP_M		
BG1-HW RD Div.2-NB RD Dept.5		Engineer: Wing_Cheng
Size	Project Name	Rev
B	VA70_HW	1.0
Date: Friday, January 18, 2013	Sheet	56 of 96




POWER Button LED




R1.1 reverse PWR_CON01 and change pin 1~4 pin define 1024




LID Switch






D_GND_IO Moat
A_GND_IO



Screw L x 2




Fix Hole F x 1




Fix Hole E x 1




USB 2.0



Headphone & MIC combo Jack




MIC JACK




HDD 1

9.5mm





HDD 2

12.5mm











ODD

ZERO POWER ODD SUPPORT support Hokey turn off ODD power




MB USB




IO Board

USB Power Switch for USB DB Main




AUDIO BOARD/w USB2.0 x2

R1.2 2012/11/20 Add 560UF/2.5V for layout to estimate
 R1.2 2012/11/23 changed from 560/2.5V
 R1.2 2012/11/27 L6115, C66105 are removed



BIOS debug port



5

4

3

2

1

D

D

C

C

B

B

A

A

PEGATRON		Title : Camera/ BT/ FL CONN	
BU1-RD Div.1-HW RD Dept.1		Engineer: <i>Wing_Cheng</i>	
Size	Project Name	Rev	
Custom	VA70_HW	1.0	
Date: Friday, January 18, 2013		Sheet 62 of 96	

5


4

3


2

1

PWR BRD/ AMBIENT/ HALL CONN.



R1.2 2012/11/28
D6501 pin2 is connected




R1.2-28

change Power LED CON6503 circuit

R1.0 remove VG70 POWER connector CON6503 0719

DEBUG CARD CONN.




Debug port power is changed to +3VS

Frank
0425_modify Debug port
(add EXT_SMI#_C and INT_SERIRQ_C)


CR R1.0 change part for EOL. Joyoung0803
PS. Pin define is reverse.

PEGATRON		Title : MDC/ PWR SW/ Debug	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size	Project Name	Rev	
Custom	VA70_HW	1.0	
Date: Friday, January 18, 2013	Sheet	65	of 96


Power LED




Charger LED



WLAN LED



HDD LED




CPU Screw B x 4

Screw A x 4 (PTH)

Screw hole R x 1

Screw hole Q x 6

WLAN NUT



Screw hole S x 2



Screw hole T x 1

Screw hole V x 1

PCH Local Side Symbol


GPU Screw P x 2

Screw A x 2 (NPTH)



Fix hole D x 1

Fix hole N x 1



PEGATRON Title : LEDI CIR/FW SCREW


BUI-RD Dw.1-HW RD Dcpt.1 Engineer: Wing Cheng

Size Custom Project Name VA70 HW Rev 1.0


Date: Friday, January 18, 2013 Sheet 66 of 86



PEGATRON		Title : TPM	
Pegatron Corp.		Engineer: Wing_Cheng	
Size	Project Name		Rev
B	VA70_HW		1.0
Date: Friday, January 18, 2013		Sheet	67 of 96



PEGATRON			Title : Finger Printer
Pegatron Corp.		Engineer:	<i>Wing_Cheng</i>
Size	Project Name	Rev	
A	VA70_HW	1.0	
Date: Friday, January 18, 2013		Sheet	68 of 96






PEGATRON		Title : G-Sensor TSH35TR	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing Cheng	
Size	Project Name	Rev	
A		1.0	
Date: Friday, January 18, 2013		Sheet	69 of 96

3 PEG_TXP[15:0]
 3 PEG_TXN[15:0]
 3 PEG_RXP[15:0]
 3 PEG_RXN[15:0]

+1.05VS_VGA
 +3VS_VGA

GPU BOM Optional Definition

@ => Unmount.
 /DGPU => Optimus SKU.
 /EGL => When N14E-GL is mounted, we need to mount this optional.
 /PGV => When N14P-GV is mounted, we need to mount this optional.
 /EGL_PGV => When N14E-GL or N14P-GV are mounted, we need to mount this optional.



	PCIE	Port
EGL	X16	Port 0~15
PGV	X8	Port 0~7

76.77 FBAD[0..63] FBA DB[0..7] FBA EDC[0..7] FBA_CMD[0..31]

78.79 FBB[0..63] FBB DB[0..7] FBB EDC[0..7] FBB_CMD[0..31]

+1.05VS_VGA
+1.35VS_VGA
+3VS_VGA

+1.05VS_VGA 63,70,72,91
+1.35VS_VGA 63,75,76,77,78,79,84
+3VS_VGA 63,70,72,74,75,87,91


U7001B
219 FBA
BOT SIDE

FBA D0 FBA D1 FBA D2 FBA D3 FBA D4 FBA D5 FBA D6 FBA D7 FBA D8 FBA D9 FBA D10 FBA D11 FBA D12 FBA D13 FBA D14 FBA D15 FBA D16 FBA D17 FBA D18 FBA D19 FBA D20 FBA D21 FBA D22 FBA D23 FBA D24 FBA D25 FBA D26 FBA D27 FBA D28 FBA D29 FBA D30 FBA D31 FBA D32 FBA D33 FBA D34 FBA D35 FBA D36 FBA D37 FBA D38 FBA D39 FBA D40 FBA D41 FBA D42 FBA D43 FBA D44 FBA D45 FBA D46 FBA D47 FBA D48 FBA D49 FBA D50 FBA D51 FBA D52 FBA D53 FBA D54 FBA D55 FBA D56 FBA D57 FBA D58 FBA D59 FBA D60 FBA D61 FBA D62 FBA D63

FBA DB[0] F30 FBA DQM0 FBA DQM1 FBA DQM2 FBA DQM3 FBA DQM4 FBA DQM5 FBA DQM6 FBA DQM7

FBA EDC[0] M31 FBA DQS_WP0 FBA DQS_WP1 FBA DQS_WP2 FBA DQS_WP3 FBA DQS_WP4 FBA DQS_WP5 FBA DQS_WP6 FBA DQS_WP7

FBA WCK[0] L30 FBA WCK[1] H34 FBA WCK[2] AC30 FBA WCK[3] AC31 FBA WCK[4] AK34 FBA WCK[5] J30 FBA WCK[6] J31 FBA WCK[7] J32 FBA WCK[8] J33 FBA WCK[9] J34 FBA WCK[10] J35 FBA WCK[11] J36 FBA WCK[12] J37 FBA WCK[13] J38 FBA WCK[14] J39 FBA WCK[15] J40







FB_DLL_AVDD	
EGL	1.05V
PGV	50mA

20121212(E1i)
FB_DLL_AVDD table follow NV SPEC DG_02624_001_V04 Page121

GDDR5 CMD Mapping Table

<0..31>	<32..63>	MEMORY
12	28	RAS*
15	31	CAS*
5	21	WE*
0	16	CS*
8	24	ABT*
10	26	A0_A10
11	27	A1_A9
2	18	A2_BA0
1	17	A3_BA3
3	19	A4_BA2
4	20	A5_BA1
7	23	A6_A11
6	22	A7_A8
9	25	A12_RFU
14	30	CKE*
13	29	RESET*



FBx_PLL_AVDD	
EGL	3.3V
PGV	120mA

20121214(E1i)
R7129 change to bead type 30ohm(ESR=0.01ohm) follow NV FAE recommend

FBx_DLL_AVDD	
EGL	1.05V
PGV	62mA

U7001C
319 FBB







FBB D0 FBB D1 FBB D2 FBB D3 FBB D4 FBB D5 FBB D6 FBB D7 FBB D8 FBB D9 FBB D10 FBB D11 FBB D12 FBB D13 FBB D14 FBB D15 FBB D16 FBB D17 FBB D18 FBB D19 FBB D20 FBB D21 FBB D22 FBB D23 FBB D24 FBB D25 FBB D26 FBB D27 FBB D28 FBB D29 FBB D30 FBB D31 FBB D32 FBB D33 FBB D34 FBB D35 FBB D36 FBB D37 FBB D38 FBB D39 FBB D40 FBB D41 FBB D42 FBB D43 FBB D44 FBB D45 FBB D46 FBB D47 FBB D48 FBB D49 FBB D50 FBB D51 FBB D52 FBB D53 FBB D54 FBB D55 FBB D56 FBB D57 FBB D58 FBB D59 FBB D60 FBB D61 FBB D62 FBB D63

FBB DB[0] E11 FBB DQM0 FBB DQM1 FBB DQM2 FBB DQM3 FBB DQM4 FBB DQM5 FBB DQM6 FBB DQM7

FBB EDC[0] D10 FBB DQS_WP0 FBB DQS_WP1 FBB DQS_WP2 FBB DQS_WP3 FBB DQS_WP4 FBB DQS_WP5 FBB DQS_WP6 FBB DQS_WP7

FBB WCK[0] D9 FBB WCK[1] D9 FBB WCK[2] D9 FBB WCK[3] D9 FBB WCK[4] D9 FBB WCK[5] D9 FBB WCK[6] D9 FBB WCK[7] D9

FBB WCK[8] D9 FBB WCK[9] D9 FBB WCK[10] D9 FBB WCK[11] D9 FBB WCK[12] D9 FBB WCK[13] D9 FBB WCK[14] D9 FBB WCK[15] D9




VGA


+1.05VS_VGA +1.05VS_VGA 63,70,71,91
 +3VS_VGA +3VS_VGA 63,70,71,74,75,87,91

20121214(Eli)
 Modify RN7201 optional from @ to /DGPU and remove R7201
 follow NV FAE recommend


20120731(Eli)
 follow NV SPEC DG_06246_001_V03 page171
 DAC didn't use
 1.DACA_VDD floating
 2.DAC I/O Pins floating



X'TAL




LVDS




20121214(E1i)
Remove R7303, R7304, R7305, R7306, R7308, R7309, R7310, R7312, RN7301, RN7302 follow NV FAE recommend

DVI




20121221(E1i)
Remove T7301, T7302, T7303, T7304 follow NV FAE recommend

HDMI



eDP







IFPX channel

	N14E-GL Standard Mode	N14P-GV Combined Mode
IFPA	LVDS	LVDS (DP/DVI)
IFPB	LVDS	LVDS (DP/DVI)
IFPC	DP/HDMI	DP/HDMI
IFPD	DP/eDP	DP/eDP
IFPE	DP/DVI	X
IFPF	DP/DVI	X

GPIO Definition

	NV SPEC Standard mode DG_06246_001_V03	VA70_HW
GPIO14	IFPAB_HPD (LVDS)	NC
GPIO15	IFPC_HPD (HDMI)	NC
GPIO17	IFPD_HPD (eDP)	NC
GPIO18	IFPE_HPD (DVI)	NC
GPIO19	IFPF_HPD (DVI)	NC



+3VS_VGA

GPU DEVICE ID

N14E-GL	N14P-GV
0x11E3	0x1294

VRAM CFG--ROM_SI

	64Mx32
HYNIX	0x6

N14E-GL/P-GV Multi-Level Mode Strapping

Resistor Values	Bit3	Bit2	Bit1	Bit0
4.99K	USER[3]	USER[2]	USER[1]	USER[0]
10.0K	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
15.0K	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
20.0K	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
24.9K	RESERVED	PCI_E_SPEED_CHANGE_GEN3	PCI_E_MAX_SPEED	DP_PLL_VDD33V
30.1K	RAM_SCLK	PCI_DEVICE[4]	PCI_DEVID[5]	PEX_PLL_EN_TERM
34.8K	ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]
45.3K	ROM_SO	FB[1]	FB[0]	SHB_ALT_ADDR
				VGA_DEVICE

SUB_VRNDOR

N14E-GL	N14P-GV
1	0

BIOS ROM is present No Video BIOS ROM

N14E-GL/P-GV Strap Resistance Mapping to Hex Values


Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

B build


DEVICE ID	N14E-GL	N14P-GV
STRAP0	45K PU	45K PU
STRAP1	5K PD	45K PD
STRAP2	20K PD	25K PD
STRAP3	5K PD	5K PD
STRAP4	45K PD	45K PD
ROM_SCLK	35K PD	5K PU
ROM_SI	35K PD	35K PD
ROM_SO	5K PU	5K PU

GPIO Definition

GPIO	NV SPEC Standard mode DG_06246_001_V03	VA70_HW
GPIO0	FB_CLAMP_MON	FB_CLAMP_MON
GPIO1	MEM_VDD_CTL	NC
GPIO2	LCD_BL_PWM	NC
GPIO3	LCD_VCC	NC
GPIO4	LCD_BLEN	NC
GPIO5	Reserved	Reserved
GPIO6	FB_CLAMP_TGL_REQ	FB_CLAMP_TGL_REQ#
GPIO7	3Dvision	NC
GPIO8	OVERT	VGA_OVERTEMP#
GPIO9	ALERT	VGA_THERM_ALERT#
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL
GPIO11	PWM_VID	VGA_VID
GPIO12	PWR_LEVEL	AC_BATT#
GPIO13	PSI	VGA_PSI#
GPIO16	FRM_LCK	NC
GPIO20	Reserved	NC
GPIO21	Reserved	NC



+3VS_VGA 63.70,71,72,74,87,91
 +1.35VS_VGA 63,71,76,77,78,79,84
 +VGA_VCORE 63,87



XVDD	
EGL	floating
PGV	NC

1019 XVDD	
CONFIGURABLE POWER CHANNELS	
XVDD_1	U1
XVDD_2	U2
XVDD_3	U3
XVDD_4	U4
XVDD_5	U5
XVDD_6	U6
XVDD_7	U7
XVDD_8	U8
XVDD_9	V1
XVDD_10	V2
XVDD_11	V3
XVDD_12	V4
XVDD_13	V5
XVDD_14	V6
XVDD_15	V7
XVDD_16	V8
XVDD_17	W2
XVDD_18	W3
XVDD_19	W4
XVDD_20	W5
XVDD_21	W6
XVDD_22	W8
XVDD_23	V1
XVDD_24	V2
XVDD_25	V3
XVDD_26	V4
XVDD_27	V5
XVDD_28	V6
XVDD_29	V7
XVDD_30	V8
XVDD_31	AA1
XVDD_32	AA2
XVDD_33	AA3
XVDD_34	AA4
XVDD_35	AA5
XVDD_36	AA6
XVDD_37	AA7
XVDD_38	AA8


Check with NV

F1 FB_VDDQ_SENSE T7508 1


F2 FB_GND_SENSE T7509 1

CALIBRATION PIN		
FB_CAL_PD_VDDQ	40	40.2
FB_CAL_PU_GND	42.2	40.2
FB_CAL_TERM_GND	91.1	90.4

+5VO & +3VO POWER SUPPLY



Support ACOC => AOAC @ 上件 nonAOAC @ 不上件
 nonsupport AOAC => nonAOAC @ 上件 AOAC @ 不上件




Variant Name: _____

PEGATRON Title : POWER_SYSTEM	
Engineer: Alex	
Size	Project Name
Custom	VP70HW
Date: Friday, January 18, 2013	Rev: 1.1
Sheet	81 of 89

+1.05VS POWER SUPPLY



8/7 +1.05V0 enable from Susb change to Vsus_on;
 +1.05VUSU&PGD is for intel XDP/debug




Vref = 2.0V
 REFIN = GND , Vout = 1.05V
 REFIN = FLOAT , Vout = 1.2V

TRIP	OC
TPS51362	GND
TPS51367	5V
TPS51367	Float

MODE	Fsw
GND	400KHz
Float	800KHz
5V	1MHz



DDR & VTT POWER SUPPLY



EN/DEM	Function
VDD	Diode-emulation
GND	CCM

<Variant Name>


PEGATRON Title : **POWER_DDR & VTT**

Engineer: **Alex**

Size	Project Name	Rev
Custom	VP70HW	1.1




Date: Friday, January 18, 2013 Sheet 83 of 94

+1.35V POWER SUPPLY





BATTERY CHARGER

Adapter 120W=6.32A
 Adapter 90W=4.74A
 Adapter 65W=3.42A



ADAPTER IN DETECT

BATTERY IN DETECT




<Variant Name>


PEGATRON Title : **POWER_DETECT**
Engineer: **Alex**

Size	Project Name	Rev
Custom	VP70HW	1.1
Date: Friday, January 18, 2013	Sheet 90 of 99	


SUSB#_PWR POWER




SUSC#_PWR POWER




VSUS_ON POWER



DSC#_PWR POWER(dGPU)



DSC_VGA_PWR POWER Control



<Variant Name>



PEGATRON Title : POWER_LOAD SWITCH

Engineer: Alex

Size	Project Name	Rev
Custom	VP70HW	1.1

Date: Friday, January 18, 2013 10:57:01 AM

POWER GOOD DETECTOR




<Variant Name>

PEGATRON Title : POWER_PROTECT		
Engineer: Alex		
Size Custom	Project Name VP70HW	Rev 1.1
Date: Friday, January 18, 2013	Sheet 92 of 94	



FOR POWER TEST



<Variant Name>

PEGATRON		Title : POWER_SIGNAL	
		Engineer: Alex	
Size	Project Name	Rev	
Custom	VP70HW	1.1	
Date: Friday, January 18, 2013		Sheet	93 of 94