

# Garda-3 Block Diagram

(Discrete)

**CLK GEN.**  
IDT CV125PA  
(ICS 954206) 3

**Mobile CPU**  
Yonah 478


G791/G792  
19

Project code: 91.4P401.001  
PCB P/N : 55.4P401.XXX  
REVISION : 06208-2

**DATE:2006/07/??**

(Hannstar, GCE)

PCB STACKUP



**DDR2**  
533 MHz  
11,12

**DDR2**  
533 MHz  
11,12

**Calistoga**  
Ver.:A2 :71.945PM.00U / QK46  
6,7,8,9,10

PCI Express x16  
M56 Ver.: B24  
M52 Ver.: A12  
M54 Ver.: A12

**ATI**  
M54P / M52P  
45,46,47,48,49

VRAM x4  
128/256M 50,51

**ENE CB1410**  
CARDBUS  
24,25

**RICOH**  
R5C832  
1394  
CardReader  
27,28

**LAN**  
GIGA or 10/100  
RTL8110 or RTL8100CL  
22

PCI BUS

PCMCIA I/F

**PCMCIA**  
SLOT  
Support  
TypeII 25

**PWR SW**  
TPS2211  
25

**1394**  
CONN 28

**MS/MS Pro/xD/**  
MMC/SD/SDIO  
6 in 1 28

**Mini-PCI**  
802.11A/B/G 31

**TXFM**  
23

**RJ45**  
23

**Mini Card\*1**  
802.11A/B/G 26

PCIEx1


SPI I/F

**BIOS**  
SST25LF080A  
35

LPC BUS

**ICH7M**  
Ver.: B0, 71.ICH7M.A0U / QK65

DMI I/F 100MHZ



**Codec**  
ALC883  
29

AZALIA

**OP AMP**  
MAX4411  
30

**OP AMP**  
G1432Q  
30

**MODEM**  
MDC Card  
21

**New card**  
31

**PWR SW**  
TPS2231  
31

SATA  
PATA  
15,16,17,18

**HDD**  
20

**CDROM**  
20

**MINI USB**  
Blue-tooth  
21

**USB**  
3 PORT  
21

**SIO**  
NS87381  
34

**FIR**  
34

**KBC**  
Renesas  
RE144B  
32

**Touch**  
Pad  
33

**INT. KB**  
33

**Thermal**  
G792SFUF  
FAN CONN  
19

**LPC**  
DEBUG  
CONN.  
35

SYSTEM	
TPS51120	40
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC	
APL5912	43
INPUTS	OUTPUTS
1D8V_S3	1D05V_S0
TPS51116 41	
DCBATOUT	1D8V_S3 DDR_VREF_S0
APL5332KAC	
3D3V_S0	2D5V_S0
APL5912	
1D8V_S3	1D5V_S0
43	

MAXIM CHARGER	
ISL6255	42
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA

CPU	
ISL6262	38,39
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 44A

ATI M52 DC/DC	
ISL6269	52
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE_S0
APL5331 43	
1D8V_S0	1D2V_S0

BOM

緯創資通 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>BLOCK DIAGRAM</b>		
Size A3	Document Number AG3	Rev 2
Date: Thursday, April 20, 2006	Sheet 1 of 55	

# ICH7M Integrated Pull-up and Pull-down Resistors

ICH7-M EDS 17837 1.5V1

EE_DIN, EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GPO17, PME#, LAD[3:0]#/FW[3:0]#, LAN_RXD[2:0]	ICH7 internal 20K pull-ups
LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT, ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS, SPI_ARB, SPI_CLK, SPKR,	
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

# ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

# ICH7M Functional Strap Definitions

page 16

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/GPIO17#, GNT4#/GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.

# 954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+0.25 Center
1	0	0	1	+0.5 Center
1	0	1	0	+0.75 Center
1	0	1	1	+1.0 Center
1	1	0	0	+0.25 Center
1	1	0	1	+0.5 Center
1	1	1	0	+0.75 Center
1	1	1	1	+1.0 Center

# PCI Routing

page 16

	IDSEL	INT -> PIRQ	REQ/GNT
1410	22	A->G	0
MiniPCI	21	A/C B/D -> E	1
LAN	23	A -> H	2
1394	17	A->B, B->F,	3

# History

# Calistoga Strapping Signals and Configuration







EDS 17050 0.71 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default): lane Numbered in order 1 =Reverse Lane, 4->0, 3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCTRL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWROK in signal.

BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>			
Size A3	Document Number	Rev	
	<b>AG3</b>	<b>2</b>	
Date: Thursday, April 20, 2006		Sheet 2	of 55




EMI capacitor

PCLK_SIO	EC24	1	SC10P50V2JN-4GP
CLK_ICH14	EC23	1	Do Not Stuff
PCLK_MINI	EC25	1	SC10P50V2JN-4GP
PCLK_PCM	EC22	1	SC10P50V2JN-4GP
PCLK_KBC	EC47	1	Do Not Stuff
CLK_ICHPCI	EC48	1	Do Not Stuff
CLK48_ICH	EC26	1	SC10P50V2JN-4GP


BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b>			
<b>Clock Generator ICS954305D</b>			
Size	Document Number	Rev	
A3	AG3	2	
Date:	Friday, April 21, 2006	Sheet	3 of 55



Layout Note:  
0.5" max length.


Layout Note:  
Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".  
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".



All place within 2" to CPU

BOM

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>CPU (1 of 2)</b>	
Size	Document Number
A3	<b>AG3</b>
Date: Thursday, April 20, 2006	Sheet 4 of 55
Rev	2



U58D		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A16	VSS[004]	VSS[085]
A19	VSS[005]	VSS[086]
A23	VSS[006]	VSS[087]
A26	VSS[008]	VSS[088]
B6	VSS[009]	VSS[089]
B8	VSS[010]	VSS[090]
B11	VSS[011]	VSS[091]
B13	VSS[012]	VSS[092]
B16	VSS[013]	VSS[093]
B19	VSS[014]	VSS[094]
B21	VSS[015]	VSS[095]
B24	VSS[016]	VSS[096]
C5	VSS[017]	VSS[097]
C8	VSS[018]	VSS[098]
C11	VSS[019]	VSS[099]
C14	VSS[020]	VSS[100]
C16	VSS[021]	VSS[101]
C19	VSS[022]	VSS[102]
C22	VSS[023]	VSS[103]
C25	VSS[024]	VSS[104]
D1	VSS[025]	VSS[105]
D3	VSS[026]	VSS[106]
D4	VSS[027]	VSS[107]
D8	VSS[028]	VSS[108]
D11	VSS[029]	VSS[109]
D13	VSS[030]	VSS[110]
D16	VSS[031]	VSS[111]
D19	VSS[032]	VSS[112]
D23	VSS[033]	VSS[113]
D26	VSS[034]	VSS[114]
E3	VSS[035]	VSS[115]
E8	VSS[036]	VSS[116]
E9	VSS[037]	VSS[117]
E11	VSS[038]	VSS[118]
E14	VSS[039]	VSS[119]
E16	VSS[040]	VSS[120]
E19	VSS[041]	VSS[121]
E21	VSS[042]	VSS[122]
E24	VSS[043]	VSS[123]
F5	VSS[044]	VSS[124]
F8	VSS[045]	VSS[125]
F11	VSS[046]	VSS[126]
F13	VSS[047]	VSS[127]
F16	VSS[048]	VSS[128]
F19	VSS[049]	VSS[129]
F22	VSS[050]	VSS[130]
F25	VSS[051]	VSS[131]
G4	VSS[052]	VSS[132]
G1	VSS[053]	VSS[133]
G23	VSS[054]	VSS[134]
G26	VSS[055]	VSS[135]
H3	VSS[056]	VSS[136]
H6	VSS[057]	VSS[137]
H21	VSS[058]	VSS[138]
H24	VSS[059]	VSS[139]
J2	VSS[060]	VSS[140]
J25	VSS[061]	VSS[141]
J28	VSS[062]	VSS[142]
K1	VSS[063]	VSS[143]
K4	VSS[064]	VSS[144]
K23	VSS[065]	VSS[145]
K26	VSS[066]	VSS[146]
L3	VSS[067]	VSS[147]
L6	VSS[068]	VSS[148]
L21	VSS[069]	VSS[149]
L24	VSS[070]	VSS[150]
M2	VSS[071]	VSS[151]
M5	VSS[072]	VSS[152]
M22	VSS[073]	VSS[153]
M25	VSS[074]	VSS[154]
N1	VSS[075]	VSS[155]
N4	VSS[076]	VSS[156]
N23	VSS[077]	VSS[157]
N26	VSS[078]	VSS[158]
P3	VSS[079]	VSS[159]
	VSS[080]	VSS[160]
	VSS[081]	VSS[161]
	VSS[082]	VSS[162]

Layout Note:  
VCCSENSE and VSSSENSE lines should be of equal length.

Layout Note:  
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the two 54.9ohm resistors terminate the 55 ohm transmission line.


BOM

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (2 of 2)**

Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 5 of 55



Place them near to the chip (< 0.5")

4 H\_D#[63..0] <<<


<<< H\_A#[31..3] 4

U56A	
H_D#0	F1
H_D#1	J1
H_D#2	H1
H_D#3	J6
H_D#4	H3
H_D#5	K2
H_D#6	G1
H_D#7	G2
H_D#8	K9
H_D#9	K1
H_D#10	K7
H_D#11	J8
H_D#12	H4
H_D#13	J3
H_D#14	K11
H_D#15	G4
H_D#16	T10
H_D#17	W11
H_D#18	T3
H_D#19	U7
H_D#20	U9
H_D#21	U11
H_D#22	T11
H_D#23	W9
H_D#24	T1
H_D#25	T8
H_D#26	T4
H_D#27	W7
H_D#28	U5
H_D#29	T9
H_D#30	W6
H_D#31	T5
H_D#32	AB7
H_D#33	AA9
H_D#34	W4
H_D#35	W3
H_D#36	Y3
H_D#37	Y2
H_D#38	W5
H_D#39	Y10
H_D#40	AB8
H_D#41	W2
H_D#42	AA4
H_D#43	AA7
H_D#44	AA2
H_D#45	AA6
H_D#46	AA10
H_D#47	Y8
H_D#48	AA1
H_D#49	AB4
H_D#50	AC9
H_D#51	AB11
H_D#52	AC11
H_D#53	AB3
H_D#54	AC2
H_D#55	AD1
H_D#56	AD9
H_D#57	AC1
H_D#58	AD7
H_D#59	AC6
H_D#60	AB5
H_D#61	AD10
H_D#62	AD4
H_D#63	AC8

H_XRCOMP	E1
H_XSCOMP	E2
H_XSWING	E4
H_YRCOMP	Y1
H_YSCOMP	U1
H_YSWING	W1
H_CLKIN	AG2
H_CLKIN#	AG1

3 CLK\_MCH\_BCLK# <<<  
3 CLK\_MCH\_BCLK# <<<

HOST




BOM

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (1 of 5)**

Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 6 of 55




CFG6:  
 0=Moby Dick ,1=Calistoga (default)

When Low choice  
 lower than 3.5K  
 Ohm

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

**GMCH (2 of 5)**  
**AG3**

Date: Thursday, April 20, 2006 Sheet 7 of 55



**DDR SYSTEM MEMORY A**

**DDR SYSTEM MEMORY B**

Place Test PAD Near to Chip as could as possible

Place Test PAD Near to Chip as could as possible







**BOM**

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **GMCH (3 of 5)**

Size A3	Document Number <b>AG3</b>	Rev <b>2</b>
Date: Thursday, April 20, 2006	Sheet 8 of 55	








**POWER**

Divide by Trace (Layout Rule approve)

BOM

<p><b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title: <b>GMCH (4 of 5)</b></p>		
Size: A3	Document Number: <b>AG3</b>	Rev: <b>2</b>
Date: Thursday, April 20, 2006	Sheet: 9	of 55

Pin	Label	Signal	Signal
AA33	VCC_0	VCC_SM_0	AL11
W33	VCC_1	VCC_SM_1	AT11
N33	VCC_2	VCC_SM_2	AM11
L33	VCC_3	VCC_SM_3	AW11
J33	VCC_4	VCC_SM_4	AX11
AA32	VCC_5	VCC_SM_5	AW34
Y32	VCC_6	VCC_SM_6	AV34
W32	VCC_7	VCC_SM_7	AU34
V32	VCC_8	VCC_SM_8	AT34
P32	VCC_9	VCC_SM_9	AR34
N32	VCC_10	VCC_SM_10	AP34
M32	VCC_11	VCC_SM_11	AY30
L32	VCC_12	VCC_SM_12	AW30
J32	VCC_13	VCC_SM_13	AV30
H32	VCC_14	VCC_SM_14	AU30
AA31	VCC_15	VCC_SM_15	AT30
W31	VCC_16	VCC_SM_16	AW26
V31	VCC_17	VCC_SM_17	AV26
T31	VCC_18	VCC_SM_18	AR26
R31	VCC_19	VCC_SM_19	AP26
P31	VCC_20	VCC_SM_20	AY26
N31	VCC_21	VCC_SM_21	AW26
M31	VCC_22	VCC_SM_22	AV26
L31	VCC_23	VCC_SM_23	AR26
J31	VCC_24	VCC_SM_24	AP26
H31	VCC_25	VCC_SM_25	AY26
AA30	VCC_26	VCC_SM_26	AW26
Y30	VCC_27	VCC_SM_27	AV26
W30	VCC_28	VCC_SM_28	AR26
V30	VCC_29	VCC_SM_29	AP26
U30	VCC_30	VCC_SM_30	AY26
T30	VCC_31	VCC_SM_31	AW26
R30	VCC_32	VCC_SM_32	AV26
P30	VCC_33	VCC_SM_33	AR26
N30	VCC_34	VCC_SM_34	AP26
M30	VCC_35	VCC_SM_35	AY26
L30	VCC_36	VCC_SM_36	AW26
J30	VCC_37	VCC_SM_37	AV26
H30	VCC_38	VCC_SM_38	AR26
AA29	VCC_39	VCC_SM_39	AP26
Y29	VCC_40	VCC_SM_40	AY26
W29	VCC_41	VCC_SM_41	AW26
V29	VCC_42	VCC_SM_42	AV26
U29	VCC_43	VCC_SM_43	AR26
R29	VCC_44	VCC_SM_44	AP26
P29	VCC_45	VCC_SM_45	AY26
M29	VCC_46	VCC_SM_46	AW26
L29	VCC_47	VCC_SM_47	AV26
J29	VCC_48	VCC_SM_48	AR26
H29	VCC_49	VCC_SM_49	AP26
AA28	VCC_50	VCC_SM_50	AY26
Y28	VCC_51	VCC_SM_51	AW26
W28	VCC_52	VCC_SM_52	AV26
V28	VCC_53	VCC_SM_53	AR26
U28	VCC_54	VCC_SM_54	AP26
T28	VCC_55	VCC_SM_55	AY26
R28	VCC_56	VCC_SM_56	AW26
P28	VCC_57	VCC_SM_57	AV26
N28	VCC_58	VCC_SM_58	AR26
M28	VCC_59	VCC_SM_59	AP26
L28	VCC_60	VCC_SM_60	AY26
J28	VCC_61	VCC_SM_61	AW26
H28	VCC_62	VCC_SM_62	AV26
AA27	VCC_63	VCC_SM_63	AR26
Y27	VCC_64	VCC_SM_64	AP26
W27	VCC_65	VCC_SM_65	AY26
V27	VCC_66	VCC_SM_66	AW26
U27	VCC_67	VCC_SM_67	AV26
R27	VCC_68	VCC_SM_68	AR26
P27	VCC_69	VCC_SM_69	AP26
M27	VCC_70	VCC_SM_70	AY26
L27	VCC_71	VCC_SM_71	AW26
P26	VCC_72	VCC_SM_72	AV26
N26	VCC_73	VCC_SM_73	AR26
M26	VCC_74	VCC_SM_74	AP26
L26	VCC_75	VCC_SM_75	AY26
N25	VCC_76	VCC_SM_76	AW26
M25	VCC_77	VCC_SM_77	AV26
L25	VCC_78	VCC_SM_78	AR26
P24	VCC_79	VCC_SM_79	AP26
N24	VCC_80	VCC_SM_80	AY26
M24	VCC_81	VCC_SM_81	AW26
AA23	VCC_82	VCC_SM_82	AV26
AB23	VCC_83	VCC_SM_83	AR26
AA23	VCC_84	VCC_SM_84	AP26
Y23	VCC_85	VCC_SM_85	AY26
P23	VCC_86	VCC_SM_86	AW26
N23	VCC_87	VCC_SM_87	AV26
M23	VCC_88	VCC_SM_88	AR26
L23	VCC_89	VCC_SM_89	AP26
AC22	VCC_90	VCC_SM_90	AY26
AB22	VCC_91	VCC_SM_91	AW26
W22	VCC_92	VCC_SM_92	AV26
P22	VCC_93	VCC_SM_93	AR26
N22	VCC_94	VCC_SM_94	AP26
M22	VCC_95	VCC_SM_95	AY26
L22	VCC_96	VCC_SM_96	AW26
AC21	VCC_97	VCC_SM_97	AV26
AA21	VCC_98	VCC_SM_98	AR26
W21	VCC_99	VCC_SM_99	AP26
N21	VCC_100	VCC_SM_100	AY26
M21	VCC_101	VCC_SM_101	AW26
L21	VCC_102	VCC_SM_102	AV26
AC20	VCC_103	VCC_SM_103	AR26
AB20	VCC_104	VCC_SM_104	AP26
Y20	VCC_105	VCC_SM_105	AY26
W20	VCC_106	VCC_SM_106	AW26
P20	VCC_107	VCC_SM_107	AV26
N20	VCC_108	VCC_SM_108	AR26
M20	VCC_109	VCC_SM_109	AP26
L20	VCC_110	VCC_SM_110	AY26
AB19	VCC_111	VCC_SM_111	AW26
AA19	VCC_112	VCC_SM_112	AV26
Y19	VCC_113	VCC_SM_113	AR26
N19	VCC_114	VCC_SM_114	AP26
M19	VCC_115	VCC_SM_115	AY26
L19	VCC_116	VCC_SM_116	AW26
N18	VCC_117	VCC_SM_117	AV26
M18	VCC_118	VCC_SM_118	AR26
L18	VCC_119	VCC_SM_119	AP26
P17	VCC_120	VCC_SM_120	AY26
M17	VCC_121	VCC_SM_121	AW26
N16	VCC_122	VCC_SM_122	AV26
M16	VCC_123	VCC_SM_123	AR26
L16	VCC_124	VCC_SM_124	AP26




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **GMCH (5 of 5)**


Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 10 of 55




NORMAL TYPE

High 5.2mm




NORMAL TYPE

High 9.2mm  
2nd source: 62.10017.A61






<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>DDR2 Socket</b>		
Size	Document Number	Rev
Custom	<b>AG3</b>	<b>2</b>
Date: Thursday, April 20, 2006		
Sheet 11 of 55		

# PARALLEL TERMINATION







# Decoupling Capacitor







BOM

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>DDR2 Termination Resistor</b>	
Size	Document Number
A3	AG3
Date: Friday, April 21, 2006	Sheet 12 of 55
Rev	
2	



Charger:  
 OFF : Battery or DC only  
 Orange : Charging  
 Orange Blink : Battery low


Power:  
 Green : S0  
 Orange : S3  
 Orange Blinking : Enter S4




BOM

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>LCD / LAUNCH / LEDs</b>	
Title	Rev <b>2</b>
Size A3	Document Number <b>AG3</b>
Date: Friday, April 21, 2006	Sheet 13 of 55


# CRT I/F & CONNECTOR




**Layout Note:**  
 \* Must be a ground return path between this ground and the ground on the VGA connector.  
 Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.





## Hsync & Vsync level shift



## DDC\_CLK & DATA level shift



## TV OUT CONN




BOM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT/TV Connector**

Size A3	Document Number	Rev
	<b>AG3</b>	<b>2</b>
Date: Thursday, April 20, 2006	Sheet 14	of 55



KI.80101.017


**BOM**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **ICH7-M (1 of 4)**


Size A3 Document Number **AG3** Rev **2**

Date: Friday, April 21, 2006 Sheet 15 of 55










**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

<b>ICH7-M (3 of 4)</b>		<b>Rev 2</b>
File	Document Number	<b>AG3</b>
Size A3		Sheet 17 of 55
Date: Friday, April 21, 2006		Rev 2


U62E		
A4	VSS[1]	P28
A23	VSS[2]	R1
B1	VSS[3]	R11
B8	VSS[3]	R12
B11	VSS[4]	R13
B14	VSS[5]	R14
B17	VSS[7]	R15
B20	VSS[8]	R16
B26	VSS[9]	R17
B28	VSS[10]	R18
C2	VSS[10]	T6
C6	VSS[11]	T12
C27	VSS[12]	T13
D10	VSS[14]	T14
D13	VSS[15]	T15
D18	VSS[16]	T16
D21	VSS[16]	T17
D24	VSS[17]	U4
D18	VSS[18]	U12
E1	VSS[19]	U13
E2	VSS[20]	U14
E4	VSS[21]	U15
E8	VSS[22]	U16
E13	VSS[23]	U17
F3	VSS[24]	U24
F4	VSS[25]	U25
F5	VSS[26]	U26
F12	VSS[27]	V2
F27	VSS[28]	V2
G1	VSS[29]	V15
G2	VSS[30]	V24
G5	VSS[31]	V27
G6	VSS[32]	V28
G9	VSS[34]	W6
G14	VSS[35]	W24
G18	VSS[36]	W25
G21	VSS[36]	W26
G24	VSS[37]	Y3
G25	VSS[38]	Y24
G26	VSS[39]	Y27
H3	VSS[41]	Y28
H4	VSS[42]	AA1
H5	VSS[43]	AA24
H24	VSS[44]	AA25
H27	VSS[45]	AA26
H28	VSS[46]	AB4
J1	VSS[47]	AB6
J2	VSS[48]	AB11
J5	VSS[49]	AB14
J24	VSS[50]	AB16
J25	VSS[51]	AB19
J26	VSS[52]	AB21
K24	VSS[53]	AB24
K27	VSS[54]	AB27
K28	VSS[55]	AB28
L13	VSS[56]	AC2
L15	VSS[57]	AC5
L24	VSS[58]	AC9
L25	VSS[59]	AC11
L26	VSS[60]	AD1
M3	VSS[61]	AD3
M4	VSS[62]	AD4
M5	VSS[62]	AD7
M12	VSS[63]	AD8
M13	VSS[64]	AD11
M14	VSS[66]	AD15
M15	VSS[67]	AD19
M16	VSS[68]	AD23
M17	VSS[69]	AE2
M24	VSS[70]	AE4
M27	VSS[71]	AE8
M28	VSS[72]	AE11
N1	VSS[73]	AE13
N2	VSS[74]	AE18
N5	VSS[75]	AE21
N6	VSS[76]	AE24
N11	VSS[76]	AE25
N12	VSS[77]	AE2
N13	VSS[78]	AE4
N14	VSS[80]	AE8
N15	VSS[81]	AE11
N16	VSS[81]	AE27
N17	VSS[82]	AE28
N18	VSS[83]	AG1
N18	VSS[84]	AG1
N24	VSS[85]	AG3
N25	VSS[86]	AG7
N26	VSS[87]	AG11
P3	VSS[88]	AG14
P4	VSS[88]	AG17
P12	VSS[89]	AG20
P13	VSS[90]	AG25
P14	VSS[92]	AH1
P15	VSS[93]	AH3
P16	VSS[94]	AH7
P17	VSS[95]	AH12
P24	VSS[95]	AH23
P27	VSS[97]	AH27




BOM

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>ICH7-M (4 of 4)</b>	
Size A3	Document Number
<b>AG3</b>	
Date: Friday, April 21, 2006	Sheet 18 of 55
Rev	2

**\*Layout\* 15 mil**




**\*Layout\* 15 mil**




2nd source: 20.D0198.103

**\*Layout\* 15 mil**



ME : 20.D0198.103  
2nd: 20.F0714.003


**\*Layout\* 30 mil**



Setting T8 as 100 Degree


V\_DEGREE  
= (((Degree-72)\*0.02)+0.34)\*VCC  
HW thermal shut down temperature setting 95 degree . Put Near CPU .

DXP1:108 Degree  
DXP2:H/W Setting  
DXP3:88 Degree



32.36 PURE\_HW\_SHUTDOWN# <<<

T8\_RSET: 27K SET TO 80°C  
T8\_RSET: 20K SET TO 90°C  
T8\_RSET: 15K SET TO 100°C




By Sourcer request:  
Main souce 74.00709.07F  
Second souce  
74.00710.03P  
74.06509.07F  
74.06510.A7P

BOM



<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Thermal/Fan Controller G792</b>	
Title	
Size A3	Document Number
	<b>AG3</b>
Date: Friday, April 21, 2006	Sheet 19 of 55

# SATA Connector

PWR TRACE 100mil









# CDROM Connector




BOM

<b>緯創資通 Wistron Corporation</b>	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>SATA/PATA HDD / ODD</b>	
Title	
Size A3	Document Number
Date: Thursday, April 20, 2006	AG3
Sheet 20	Rev 2
of	55


# USB PORT



## BLUETOOTH MODULE CONNECTOR




## MDC 1.5 CONN











BOM

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File			USB and MDC I/F		
Size	Document Number		AG3		Rev
A3					2
Date:	Friday, April 21, 2006	Sheet	21	of	55



EEPROM LED OPTION USE '01'  
(DEFINED IN SPEC)  
=> LED0 : ACT  
=> LED1 : LINK  
(BOTH 10/100 AND GIGA CHIP)



BOM

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **8100CL**

Size: A3 Document Number: **AG3** Rev: **2**

Date: Thursday, April 20, 2006 Sheet: 22 of 55

# LAN Connector





PIN NAME	8110SBL (Giga)	8100CL (10/100)	SIGNAL NAME
VDD33	3.3	3.3	3D3V_LAN_S5
AVDDH	3.3	N.C.	AVDDH
VDD18	1.2	2.5	DVDD
AVDD18	1.2	2.5	DVDD_A
AVDDL	2.5	3.3	AVDDL
V_12P	3.3	2.5	V_12P

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

**RJ11 signal must leave the other signal or power plane 100mil.**

DOC\_TIP,DOC\_RING,TIP,RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6










**BOM**

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Connector**

Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 23 of 55



IDSEL : AD25  
INTA-->: INT\_PIRQ, H#  
GNT : PCI\_GNT#0  
REQ : PCI\_REQ#0  
71.01410.C0G

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CardBus\_ENE CB1410**  
AG3

Size A3 Document Number Rev 2



Date: Thursday, April 20, 2006 Sheet 24 of 55




# PCMCIA Socket



# Cardbus I/F



# Power switch











Place close to pin 19.

**Clock AC termination**  
33MHz clock for 32-bit Cardbus card I/F

BOM

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>PCMCIA</b>	
Size A3	Document Number <b>AG3</b>
Date: Thursday, April 20, 2006	Sheet 25 of 55
Rev <b>2</b>	

# Mini Card Connector




**BOM**

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD / Button**

Size A3 Document Number **AG3** Rev **2**

Date: Wednesday, April 26, 2006 Sheet 26 of 55








**IDSEL: AD25**  
**1394 INTA-->: INT\_PIRQB#**  
**7IN1 INTB-->: INT\_PIRQF#**  
**GNT: PCI\_GNT#3**  
**REQ: PCI\_REQ#3**

**1394 : INTA#**  
**7in1 : INTB# (INT\_PIRQ#) share**


BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>R5C832 1394 7IN1(1/2)</b>			
Size A3	Document Number <b>AG3</b>	Rev <b>2</b>	
Date: Friday, April 21, 2006	Sheet 27	of 55	





BOM

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>R5C832_1394_7IN1(2/2)</b>	
Size A3	Document Number <b>AG3</b>
Date: Thursday, April 20, 2006	Sheet 28 of 55
Rev <b>2</b>	



- 1) When GPIO0 is asserted, AMP should be muted.
  - 2) SPDIF0 should be turned off when not used.
- Configuration:**  
 (3 External Jacks, 1 internal Mic, 1 stereo output Speaker Amp.

Pin	Symbol	Location	Re-tasking
35/36	FRONT	AMP, Jack1	AMP output, line input
39/41	SURR	X	X
43/44	CEN/LEFT	X	SURR-VREFO-L/R
45/46	SIDESURR	X	SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
23/24	LINE1	Jack 2	Line input, line output
21/22	MIC1	Jack 3	Mic input, line output
14/15	LINE2	X	X
16/17	MIC2	Int. Mic	Mic input




BOM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC883**


Size A3	Document Number	Rev
	<b>AG3</b>	<b>2</b>

Date: Thursday, April 20, 2006 Sheet 29 of 55




AG3-SB


### LINE IN




### LINE OUT



### Internal Speaker



### MIC IN



BOM

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>AUDIO AMP AND JACK</b>	
Title	AG3
Size	Document Number
Custom	AG3
Date:	Friday, April 21, 2006
Sheet	30 of 55

16,22,24,27 PCL\_AD[0..31] <<<



IDSEL:AD21  
INTA-->:INT\_PIRQE#  
GNT:PCI\_GNT1#  
REQ:PCI\_REQ1#




26,32,55 RF\_ON/OFF# >>>

26,55 80211\_ACTIVE <<< 80211\_ACTIVE

SB Modify



16,22,24,27,32,34 PM\_CLKRUN# >>>



PIN 3-16 : LAN RESERVE




IDSEL:AD21  
INTA-->:INT\_PIRQE#  
INTB-->:INT\_PIRQE#  
GNT:PCI\_GNT#1  
REQ:PCI\_REQ#1

5V\_S0 <<< PCI\_AD1


5V\_S0 <<< INT\_SERIRQ 16,24,27,32,34

Do Not Stuff





Discrete SA

Do Not Stuff




### NEWCARD Connector

Reserve the symbol for bottom side connector



Place them Near to Chip



Place them Near to Connector

**BOM**


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI-PCI/NEW Card**

Size A3	Document Number	Rev 2
<b>AG3</b>		
Date: Thursday, April 20, 2006	Sheet 31	of 55

For S/W Debug

Pin No.	Pin No.
1 3D3V_AUX_KBC	2 TP24 MODE1
3 HB_RESET#	4 TP31 MODE0
5 KBC_AC_IN#	6 TP73 H8_TXD1
7 LID_CLOSE#	8 TP19 H8_RXD1
9 PM_SLP_S3#	10 TP20 GND



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


Title: **KBC RE144B**

Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 32 of 55



# Internal Keyboard Connector




Keyboard matrix ( from vendor )

	US	Eur	Jap	Ohter
MATRIXID#	1	0	1	0
MATRIXID1#	1	1	0	0

	Low Active
PSW_CLR#	1 - 5 ON
NC	2 - 6 ON
KBC_MATRIX1	3 - 7 ON
KBC_MATRIX2	4 - 8 ON

32 KROW[1..8] <<<


32 KCOL[1..16] <<<





2nd source: 20.K0198.025




## COVER SWITCH



## TOUCH PAD



## SCROLL KEY




2nd source: 62.40009.341

Planar  
ID(1,0)  
SA: 0,0  
01: 0,1  
02: 1,0  
03: 1,1

BOM

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


KEYBOARD/TOUCHPAD		
Title	Document Number	Rev
	AG3	2
Date: Friday, April 21, 2006	Sheet 33 of	55



Connecting a 10 K external pull-down resistor makes the base address sample low, setting the Index-Data pair at 2Eh-2Fh.


## VISHAY FIR/CIR Module

- Layout Guide:  
 (1) FIR\_3D3V : 30 mils,  
 (2) C583, C581 close to U32




BOM

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>SIO 87381 / FIR</b>	
Size	Document Number
A3	<b>AG3</b>
Date: Thursday, April 20, 2006	Sheet 34 of 55
	Rev <b>2</b>




Boot Device must have ID[3:0] = 0000  
 Has internal pull-down resistors  
 All may be left floated  
 FPET7 Elec. P3-46



**SOIC 200 Socket P/N:**  
**Wieson: 62.10076.001**  
**SPI ROM:**  
**SST25LF080A: 72.25080.E01**  
**ST M25P80:**

**TOP VIEW**




**(BOTTOM VIEW)**




BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>			
Title			
<b>BIOS : SPI</b>			
Size	Document Number	Rev	
A3	<b>AG3</b>	<b>2</b>	
Date: Thursday, April 20, 2006		Sheet	55


# Aux Power



\*Layout\*  
15 mil






# Run Power




BOM		
<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
<b>RUN and AUX POWER</b>		
Size	Document Number	Rev
A3	<b>AG3</b>	<b>2</b>
Date:	Thursday, April 20, 2006	Sheet 36 of 55

TI TPS51116  
1.8V / 0.9V



CPU\_CORE  
Intersil ISL6262




ISL6269\_1D2V




CHARGER ISL6225



TPS51120  
5V/3D3V



Adapter




BOM

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: Power Block Diagram

Size A3 Document Number AG3 Rev 2

Date: Thursday, April 20, 2006 Sheet 37 of 55



Place close to phase 1 chocke  
 If NTC=330Kohm, R10=8.66K

40,41,43,48 CPUCORE\_ON >>>  
 16 PM DPRSLPVR >>>  
 4,15 H DPRSLP# >>>  
 3 CLK\_EN# <<<

Switching Frequency=300KHz

When test without cpu,  
 R183 & R184 change to 0 ohms  
 If VCC\_SENSE and VSS\_SENSE pins have pulled  
 resistors to VCC\_CORE\_S0  
 ==> Remove R183/R184



PGOOD  
 Power good open-drain output.  
 Will be pulled up externally by  
 a 680. resistor to VCCP or 1.9k. to 3.3V.

Place close to phase 1 chocke

OCP >= 50A





Load Line

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	CPU Vcore Power_1	
Size A3	Document Number	Rev 2
AG3		
Date: Thursday, April 20, 2006	Sheet 38	of 55



BOM

<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CPU Vcore Power_2/2</b>	
Title	
Size A3	Document Number
Date: Friday, April 21, 2006	AG3
Sheet 39 of 55	Rev 2



$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=20\sim 25m\Omega$

$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=19.6\sim 24m\Omega$

$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=20\sim 25m\Omega$

$I_{omax}=11A$   
 $Q_g=9.8nC$ ,  
 $R_{dson}=19.6\sim 24m\Omega$

$$V_{out} = 1V * (R1 + R2) / R2$$

For TPS51120,  
 $V_{out}=5V$

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

$V_{out}=3.3V$

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 260k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on

BOM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **5V\_UP\_S5/3D3V\_S5/5V\_S5**

Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 40 of 55



# TI TPS51116 for 1D8V and 0D9V




BOM

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 1.8V & 0.9V**

Size A3 Document Number **AG3** Rev **2**

Date: Friday, April 21, 2006 Sheet 41 of 55



ACSET Threshold 1.27V typ.  
 ACSET > 1.29V Max. --- AC  
 DETECT

EN to high enables the charge

ICHG : 3S2P = 3.2A  
 IPRE\_CHG = 200mA

AG3-SB R349 need to change to 64.133355L  
 DIS: R349 need to change to 64.1432555L

ISOURCE MAX = ((ACLIM/VREF) \* 0.05 + 0.05) / Rsense  
 Adaptor is 90W/19V : I LIMIT = 4.24A ( 90% )

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

BOM


**緯創資通 Wistron Corporation**  
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER ISL6225**


Size: A3 Document Number: **AG3** Rev: **2**

Date: Friday, April 21, 2006 Sheet 42 of 55

**2D5V**  
**Iomax=1A**




$Rh/Rl = (Vout/0.8) - 1$




**KEMET**  
100uF, 6V, B2 Size  
ESR=40mohm  
**Vo=0.8 \* (1+ (R1/R2))**

AG3-SB



**1D05V**  
**Iomax=5A**




**1D2V\_S0**  
**Iomax=2A**


$Vout = 1.8V * R2 / (R1 + R2)$

Trace Length=1cm (500mils)  
Trace Width=8mils  
Trace Resistance>25mohm


<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>1D2V/1D5V/2D5V/1D05V_S0</b>	
Size: A3	Document Number: <b>AG3</b>
Date: Thursday, April 20, 2006	Sheet 43 of 55
	Rev 2



### ADAPTER IN CIRCUIT



### MAIN BATTERY CONNECTOR



BOM

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size  
A3

Document Number


AG3

Rev  
2

Date: Friday, April 21, 2006

Sheet 44 of 55



**PCIe TEST PADS**  
**PCIe TEST POINTS MUST BE WITHIN 250 MILS OF THE ASIC BALL WITH POSITIVE AND NEGATIVE SIGNALS THE SAME DISTANCE**




**PCIe SIGNALS CONNECT TO ROOT COMPLEX**

**REFER TO PCI EXPRESS DESIGN GUIDE FOR RECOMMENDED AC COUPLING CAPS PLACEMENT ALONG THE TX INTERCONNECT**

6,20,26,31,32,34,35,55 PLT\_RST1#




Signal	PCIE Pin	PCIE Pin	PCIE Pin	Do Not Stuff	Do Not Stuff	Do Not Stuff	Do Not Stuff
PEG_TXP0	AJ31	PCIE_RX0P	PCIE_TX0P	AK27	N36078673	C169	Do Not Stuff
PEG_TXN0	AH31	PCIE_RX0N	PCIE_TX0N	AJ27	N36078671	C169	Do Not Stuff
PEG_TXP1	AH30	PCIE_RX1P	PCIE_TX1P	AJ25	N36078691	C125	Do Not Stuff
PEG_TXN1	AG30	PCIE_RX1N	PCIE_TX1N	AH25	N36078685	C124	Do Not Stuff
PEG_TXP2	AG32	PCIE_RX2P	PCIE_TX2P	AH28	N36078709	C146	Do Not Stuff
PEG_TXN2	AF32	PCIE_RX2N	PCIE_TX2N	AG28	N36078707	C145	Do Not Stuff
PEG_TXP3	AF31	PCIE_RX3P	PCIE_TX3P	AG27	N36078703	C158	Do Not Stuff
PEG_TXN3	AE31	PCIE_RX3N	PCIE_TX3N	AF27	N36078649	C157	Do Not Stuff
PEG_TXP4	AE30	PCIE_RX4P	PCIE_TX4P	AE25	N36078653	C127	Do Not Stuff
PEG_TXN4	AD30	PCIE_RX4N	PCIE_TX4N	AE25	N36078659	C126	Do Not Stuff
PEG_TXP5	AD32	PCIE_RX5P	PCIE_TX5P	AE28	N36078665	C144	Do Not Stuff
PEG_TXN5	AC32	PCIE_RX5N	PCIE_TX5N	AD28	N36078677	C143	Do Not Stuff
PEG_TXP6	AC31	PCIE_RX6P	PCIE_TX6P	AD27	N36078667	C161	Do Not Stuff
PEG_TXN6	AB31	PCIE_RX6N	PCIE_TX6N	AC27	N36078667	C160	Do Not Stuff
PEG_TXP7	AB30	PCIE_RX7P	PCIE_TX7P	AC25	N36078683	C129	Do Not Stuff
PEG_TXN7	AA30	PCIE_RX7N	PCIE_TX7N	AB25	N36078679	C128	Do Not Stuff
PEG_TXP8	AA32	PCIE_RX8P	PCIE_TX8P	AB28	N36078695	C142	Do Not Stuff
PEG_TXN8	Y32	PCIE_RX8N	PCIE_TX8N	AA28	N36078697	C141	Do Not Stuff
PEG_TXP9	Y31	PCIE_RX9P	PCIE_TX9P	AA27	N36078642	C159	Do Not Stuff
PEG_TXN9	W31	PCIE_RX9N	PCIE_TX9N	Y27	N36078655	C156	Do Not Stuff
PEG_TXP10	W30	PCIE_RX10P	PCIE_TX10P	Y25	N36078657	C123	Do Not Stuff
PEG_TXN10	V30	PCIE_RX10N	PCIE_TX10N	W25	N36078663	C122	Do Not Stuff
PEG_TXP11	V32	PCIE_RX11P	PCIE_TX11P	W28	N36078669	C150	Do Not Stuff
PEG_TXN11	U32	PCIE_RX11N	PCIE_TX11N	V28	N36078675	C149	Do Not Stuff
PEG_TXP12	U31	PCIE_RX12P	PCIE_TX12P	V27	N36078689	C168	Do Not Stuff
PEG_TXN12	T31	PCIE_RX12N	PCIE_TX12N	U27	N36078693	C167	Do Not Stuff
PEG_TXP13	T30	PCIE_RX13P	PCIE_TX13P	U25	N36078681	C131	Do Not Stuff
PEG_TXN13	R30	PCIE_RX13N	PCIE_TX13N	T25	N36078701	C130	Do Not Stuff
PEG_TXP14	R32	PCIE_RX14P	PCIE_TX14P	T28	N36078699	C148	Do Not Stuff
PEG_TXN14	P32	PCIE_RX14N	PCIE_TX14N	R28	N36078705	C147	Do Not Stuff
PEG_TXP15	P31	PCIE_RX15P	PCIE_TX15P	R27	N36078651	C166	Do Not Stuff
PEG_TXN15	N31	PCIE_RX15N	PCIE_TX15N	P27	N36078661	C165	Do Not Stuff



**ATI** Do Not Stuff  
**ATI** Do Not Stuff  
**M56: 71.0M56P.M01**  
**M54: 71.0M54P.B0U**  
**M52: 71.0M52P.B0U**

MEM_ID0	MEM_ID2	MEM_ID1	MEM_ID3	MEM	SIZE	VENDOR	CHIPs
1	0	1	0	64M	16M*16	Infineon	x2
0	1	1	0	64M	16M*16	Hynix	x2
0	0	1	0	128M	16M*16	Samsung	x4
0	0	0	0	256M	32M*16	Samsung	x4
0	1	0	0	128M	16M*16	Infineon	x4
0	1	0	0	256M	32M*16	Infineon	x4
1	1	0	0	128M	16M*16	Hynix	x4
1	0	0	0	128M	16M*16	Hynix	x4
0	0	0	0	256M	32M*16	Hynix	x4

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPH_EN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE DEPENDS ON PCIe CHIPSET BEING USED FOR M26X.M5X INSTALL WITH ATI RS480,RS400,RX480, RC410,RS482 CHIPSETS FOR M26X ONLY DO NOT INSTALL WITH INTEL 915PM CHIPSET	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANES	GPIO4	NOT REVERSED LANE (M26X)	DO NOT INSTALL 10K RESISTOR
DEBUG ACCESS	GPIO5	NO DEBUG ACCESS (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
STRAP_FORCE_COMPLIANCE	GPIO5	DO NOT FORCE COMPLIANCE STATE QUICKLY (M26X) NO ATI FEATURE ENABLED (M52P,M54P,M56P)	INSTALL 10K RESISTORS
COMMON MODE RANGE	GPIO6	NORMAL RANGE (M26X)	DO NOT INSTALL 10K RESISTORS
RSVD	GPIO6	NO ATI FEATURE ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
DEBUG ACCESS	GPIO8	NO DEBUG ACCESS (M26X)	DO NOT INSTALL 10K RESISTORS
FORCE_COMPLIANCE	GPIO8	DON'T FORCE COMPLIANCE STATE(M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
ROMIDCFG(3:0)	GPIO[9,13:11]	SERIAL FLASH ROM TYPE (M26X,M52P,M54P,M56P) - SERIAL M25P10 ROM	1011
MEMORY APERTURE SIZE	GPIO[13:11]	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52,M54,M56) SET MEMORY APERTURE SIZE SEE M26X,M54X,M56X DATA BOOK FOR MEMORY,FRAME BUFFER APERTURE SETTINGS	TBD
MEM_TYPE	MEMID(3:0)	MEMORY TYPE AND SPEED SELECT	TBD
RSVD	H2SYNC V2SYNC GENERIC	ATI FEATURE NOT ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
NO STRAP FUNCTION	NO STRAP	NO STRAP (M26X)	
RSVD	PCIe_TEST	ATI FEATURE NOT ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTORS
NO STRAP FUNCTION	NO STRAP	NO STRAP (M26X)	



When no ROM is attached, GPIO[9] is set to 0.  
 GPIO[13:12] is used to select the frame buffer aperture size.  
 GPIO[13:12] = 00: 128M frame buffer, same as ROM strap 00  
 GPIO[13:12] = 01: 256M frame buffer, same as ROM strap 01  
 GPIO[13:12] = 10: 64M frame buffer, same as ROM strap 10  
 GPIO[13:12] = 11: reserved, same as ROM strap 11



**BOM**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI M5X-P PCIe 1/4**

Size: A3 Document Number: **AG3** Rev: 2


Date: Thursday, April 20, 2006 Sheet: 45 of 55




Modulation Rate		
SEL1	SEL0	Center Spread
L	L	+/-0.5%
L	H	+/-1.0%
H	L	+/-1.5%
H	H	No Spread

DVPCNTL,DVPDATA[23..0] FOR M26X CONNECT TO +1.8V OR VSS TO DEFINE DVO SIGNAL LEVEL FOR M52P,M54P,M56P NOT CONNECTED

ANY UNUSED GPIO CAN OPTIONALLY BE MEMORY TYPE CONFIG STRAPS







FOR M26X PVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V




FOR M26X MPVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO VDDC

VOLTAGE DIVIDER 3.3V MEM SS MODOUT TO 1.2V XTALIN/OUT adjust SWING at 1.2v




## VIDEO & MULTIMEDIA



DUAL LINK IS ONLY SUPPORTED ON M56P DO NOT CONNECT TXM,P[3:5] WITH M52P,M54P,M26X


FOR M26X TPVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X TXVDDR CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V




FOR M26X AVDD CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V

FOR M26X VDD1DI CONNECT TO +1.8V FOR M52P,M54P,M56P CONNECT TO +2.5V



DAC2 CAN BE TV SIGNALS OR SECONDARY CRT SIGNALS AS CONTROLLED BY AN INTERNAL MUX

FOR M26X A2VDDQ CONNECT TO +1.8V FOR M52P,M54P,M56P IT IS NO CONNECT



For CRT

For DVI


For THERMAL SENSOR

FOR M26X GENERIC NO CONNECT OR EXT SPREAD SPECTRUM INPUT FOR M52P,M54P,M56P IT IS GPIO

BOM


**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>ATI M5X-P IO 2/4</b>		
Size A3	Document Number <b>AG3</b>	Rev <b>2</b>
Date: Thursday, April 20, 2006	Sheet 46	of 55





PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC

**Ch-A**  
 FOR M52P,M54P,M26X  
 PIN B25 IS MA12 (BA0)  
 PIN C25 IS MA13 (BA1)  
 PIN E29 IS MA15 (BA2)  
 PIN E27 IS MA14  
**FOR M56P**  
 PIN B25 IS MA14 (BA0)  
 PIN C25 IS MA15 (BA1)  
 PIN E29 IS MA13 (BA2)  
 PIN E27 IS MA12



PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC

**Ch-B**  
 FOR M52P,M54P,M26X  
 PIN H2 IS MAB12 (BA0)  
 PIN H3 IS MAB13 (BA1)  
 PIN D5 IS MAB15 (BA2)  
 PIN F5 IS MAB14  
**FOR M56P**  
 PIN H2 IS MA14 (BA0)  
 PIN H3 IS MA15 (BA1)  
 PIN D5 IS MA13 (BA2)  
 PIN F5 IS MAB12





**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**ATI M5X-P MEM 3/4**

Rev 2


AG3

Sheet 47 of 55



VDDR4 AND VDDR5  
IN M26X CAN BE 1.8V OR 3.3V  
DEPENDING ON M26X DVMODE  
OR M52P, M54P, M56P REGISTER  
CONFIGURATION

BACK BIASING APPLIES TO M56P ONLY  
IF BACK BIAS NOT USED ON M56P, CONNECT  
BBN, BBP PINS TO VSS AND BBP PINS TO VDDC  
M26X, M54P, M52P



- FOR M26X PCIE\_VDD12  
CONNECT TO +1.8V  
FOR M52P, M54P, M56P  
CONNECT TO +1.2V
- FOR M26X VDD25  
CONNECT TO +1.5V  
FOR M52P, M54P, M56P  
CONNECT TO +2.5V
- FOR M26X VDDPLL  
CONNECT TO VDDC  
FOR M52P, M54P, M56P  
CONNECT TO +1.2V
- FOR M26X LPVDD  
CONNECT TO +1.8V  
FOR M52P, M54P, M56P  
CONNECT TO +2.5V
- FOR M26X LVDDR PINS  
AE20, AF20, AF19  
CONNECT TO +1.8V  
FOR M52P, M54P, M56P  
CONNECT TO +2.5V
- FOR M26X LVDDR PINS  
AC21, AC22, AD21, AD22, AE21, AE22  
CONNECT TO +2.8V  
FOR M52P, M54P, M56P  
CONNECT TO +2.5V
- BLON CAN ALSO BE A PWM OUTPUT  
FOR BRIGHTNESS CONTROL
- SA rework 0924
- FOR M26X GENERIC  
NO CONNECT OR  
EXT SPREAD SPECTRUM OUTPUT  
FOR M52P, M54P  
IT IS A GPIO  
FOR M56P  
IT IS A BACK BIAS REGULATOR CONTROL

Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

---

ATI M5X-P Power 4/4



Document Number: **AG3**

Date: Thursday, April 20, 2006 Sheet 48 of 55

CORE GND

CONNECT THESE VDD25 PINS TO 2.5V FOR M52P, M54P, M56P  
THESE VDD25 PINS ARE NO CONNECT FOR M26X





#### RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
 For the value, it can be read by the number before R. (R means resistor)  
 For the tolerance, it can be read from the last letter.  
 For the rating, we don't show on the symbol name.  
 For the size, R2=>0402, R3=>0603, R5=>0805,.....

#### General Guidelines:

- BBN and BBP must ramp up before or at the same time as VDDC but not after.
- VDDC and MVDDC must be ramped up first, followed by PCIE\_VDDR\_12, PCIE\_PVDD12, VDD25, VDDR1 and VDDR3 (and other I/O powers).
- All powers must be ramped up within 5ms of each other (from the ramp of VDDC to 90% of VDDR3).
- VDD25 can be ramped with VDDC or VDDR1 but it cannot be ramped later than VDDR1.
- The power down is the opposite of the power on sequence: VDDR3/VDDR1 -> VDD25 ->VDDC/MVDDC/BBN/BBP.

Due to the level shifter design in the memory I/Os, in order to avoid over-stressing the thin oxide transistors when VDDR1 is powered on but VDDC is not, VDDC must ramp up before VDDR1. Similarly, VDDC must ramp up before VDDR3. The level shifter design is a function of the transistor types used in 90nm technology and of the voltage level support. The drawback of ramping up VDDC before the I/O voltages (such as VDDR1 and VDDR3) is that parasitic P/N junctions are forward biased, thus creating a conduction path. These conduction paths will pump up VDDR1 (from the memory I/Os) and VDDR3 (from the GPIOs).

The real power up sequence will appear as follows:

Figure 2-2. Real Power Up Sequence

As long as MVDDC ramps up with VDDC, the pump voltage on VDDR1 should be all right since the DRAM spec will not be violated.

#### CAPACITOR




Symbol name	Value	Tolerance (J: +/-5, K: +/-10, M: +/-20, Z: +80/-20)	Rating ( X5R / X7R < 80%, Y5V/Y5U/Z5U < 1/3 )	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is  
 Capacitor type + value + rating + size + tolerance + material  
 SCD1U10V2MX-1  
 SC=> SMT Ceramic, TC=> POS cap or SP cap  
 D1U => 0.1uF  
 10V => the voltage rating is 10V  
 2=> 0402, 3=>0603, 5=>0805  
 M=>tolerance J, K, M, Z  
 X=> X7R/X5R, Y=> Y5V  
 -1 => symbol version, nonsense to EE characteristic


#### BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
<b>ATI M5X-P POWER SEQUENCE</b>			
File	Document Number		Rev
Size	<b>AG3</b>		<b>2</b>
Date:	Thursday, April 20, 2006	Sheet	49 of 55

# CHAN B DDR2 84BGA 32MX16 MEMORY



FOR M56P AT DDR2 MEMORY SPEEDS ABOVE 350MHZ MEMORY CONTROL SIGNALS WE,CAS,RAS,CS,CKE,ODT AND MEMORY ADDRESS SIGNALS REQUIRE 55 OHM PULLUP TO A VTT RAIL (50% OF VDDQ)







- 72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGA(16M\*16, 350Mhz)
- 72.18256.B0U IC VRAM HYB18T256161AF125 BGA (16M\*16, 350Mhz)
- 72.18512.A0U IC VRAM HYB18T512161BF-25 BGA (32M\*16, 400Mhz)

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **VRAM 1/2**

Size A3 Document Number **AG3** Rev 2

Date: Thursday, April 20, 2006 Sheet 50 of 55





**BOM**

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **VRAM 2/2**

Size: A3 Document Number: **AG3** Rev: **2**

Date: Thursday, April 20, 2006 Sheet: 51 of 55



Vref = 0.6V  
 $V_o = (1+R8/R9) * 0.6V = 1.0V$

Voltage	R28	R29	
0.95V-1.0V	1.69K	13.3K	M52
0.95V-1.1V	1.69K	4.12K	M54
0.95V-1.2V	1.69K	2.43K	M56

















BOM

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA CORE 1D1V**

Size A3 Document Number **AG3** Rev **2**

Date: Thursday, April 20, 2006 Sheet 52 of 55



# EMI CAP




AG3-SB



BOM

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>SPRING &amp; BOSS</b>	
Size	Document Number
A3	<b>AG3</b>
Date: Thursday, April 20, 2006	Rev <b>2</b>
Sheet 54 of 55	

# Mini Card Connector



BOM

緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>MINICARD 2</b>		
Size B	Document Number <b>AG3</b>	Rev <b>2</b>
Date: Thursday, April 20, 2006	Sheet 55 of	55