

# Compal Confidential

## G400S/G500S DIS M/B Schematics Document Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

nVIDIA N14X


LA-9901P

2013-03-20

REV: 1.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom VILG1/G2 MB LA9901P Schematic	Rev 1.0
Date: Wednesday, March 20, 2013				Sheet 1 of 63	

# Chief River



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VILG1/G2 MB LA9901P Schematic
				Rev 1.0
				Date: Wednesday, March 20, 2013 Sheet 2 of 63

### Voltage Rails

power plane	+B	+5VALW	+1.5V	+5VS
		+3VALW		+V1.05S_VCCP
State				+3VS
				+1.5VS
				+V1.05S_VCCP
				+VCC_CORE
				+VGA_CORE
				+VCC_GFXCORE_AXG
				+1.8VS
				+0.75VS
				+1.05VS
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

### BOARD ID Table

Board ID	PCB Revision
0	1.0
1	0.3
2	0.2
3	0.1
4	
5	
6	
7	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID table for AD channel

Vcc	3.3V				
Ra	100K +/- 1%				
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	EC AD
0	0	0 V	0 V	0.300 V	0x00 - 0x0B MP
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C - 0x1C PVT
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26 DVT
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30 EVT

### USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1 USB3.0	UHCI0	0	USB Port (Left Side) <sup>USB3.0</sup>
		1	USB Port (Left Side) <sup>USB3.0</sup>
		2	Touch Screen
	UHCI1	3	USB Camera
		4	
		5	
		6	
UHCI3	7		
	8		
EHCI2	UHCI4	9	USB/B (Right Side USB2.0)
		10	Mini Card(WLAN)
	UHCI5	11	Card Reader
		12	
		13	

### BOM Structure Table

BTO Item	BOM Structure
45 LEVEL	45@
Connector	ME@
For VILG2 (14")	14@
For VILG1 (15")	15@
GPU:N14M-GE	N14@
HDMI	HDMI@
Camera	CMOS@
LAN LDO Mode	LDO@
LAN Switch mode	SWR@
10/100 LAN (AR8162L)	8162@
10/100 LAN (QCA8172)	8172@
N14M-GE SKU	GE@
N14P-GS SKU	GS@
N14P-GV2 SKU	GV2@
N14P-GV2&N14P-GS SKU	GVGS@
Green clock (DIS sku)	GCLK304@
Green clock (UMA sku)	GCLK244@
Green clk support	GCLK@
No Green clk support	NOGCLK@
Nvidia GC6 state	GC6@
Touch Screen SKU	TS@
Optimus SKU	OPT@
UMA SKU	UMA@
PCH (NM70 sku)	NM70@
PCH (HM70 sku)	HM70@
PCH (HM76 sku)	HM76@
VRAM (1000MHz)	1000M@
VRAM (900MHz)	900M@
Unpop	@

### EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

### EC SM Bus2 address

Device	Address
Thermal Sensor	1001 100xb

### PCH SM Bus address

Device	Address
DDR DIMM0	1010 000Xb
DDR DIMM2	1010 010Xb

### NV-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

### SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	V	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	V	X	X	X	X	X	V
SMB_EC_DA2	+3VALW	+3VS_VGA						+3VS
SMBCLK	PCH	X	X	X	V	V	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	V	X	V	X	X	V	X
SML1DATA	+3VALW	+3VS_VGA		+3VS			+3VS	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
				Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number VILG1/G2 MB LA9901P Schematic Date: Wednesday, March 20, 2013
				Rev 1.0 Sheet 3 of 63

## N14x GPIO Pin Definition Table

Pin Name	Normal Function	I/O	Functional Description	Default PU/PD
GPIO0	FB_CLAMP_MON	I	FB Clamp monitor	
GPIO1	MEM_VDD_CTL	O	Memory VDD VID	MEM VID Strap to boot FBVDDQ
GPIO2-4	Non-support for LCD	O	Panel	100k PD
GPIO5	Reserve			
GPIO6	FB_CLAMP_TGL_REQ#	O	Active low FB Clamp toggle request	
GPIO7	3DVision	O	3D Vision L/R signal	100k PD
GPIO8	OVERT	IO	Active Low Thermal Catastrophic Over Temperature	100k PU
GPIO9	ALERT	IO	Active Low Thermal Alert	100k PU
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100k PD
GPIO11	PWM_VID	O	GPU Core VDD PWM control supply overdraw input	
GPIO12	PWR_LEVEL	I	AC power detect or control signal	100k PU
GPIO13	PSI	O	Phase Shedding	PSI:100k PU to enable two phase
GPIO14-19	Non-support for HDA	I	Hot Plug	
GPIO20-21	Reserve			

### For N14P-GV2 strap table X76



GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	1 GHz	128M*16*4 1GB	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14P-GV2	1 GHz	128M*16*4 1GB	Micron MT41J128M16JT-093GK	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 45K	PU 5K	PU 5K
N14P-GV2	1 GHz	128M*16*4 1GB	Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14P-GV2	900 MHz	256M*16*4 2GB	Samsung K4W4G1646B-HC11	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 20K	PU 5K	PU 5K
N14P-GV2	900 MHz	256M*16*4 2GB	Micron MT41K256M16HA-107G-E	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 10K	PU 5K	PU 5K

### For N14P-GS strap table X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GS	1 GHz	128M*16*8 2GB	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14P-GS	1 GHz	128M*16*8 2GB	Micron MT41J128M16JT-093GK	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 30K	PU 5K	PD 15K
N14P-GS	1 GHz	128M*16*8 2GB	Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14P-GS	900 MHz	256M*16*8 4GB	Samsung K4W4G1646B-HC11	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 20K	PU 5K	PD 15K
N14P-GS	900 MHz	256M*16*8 4GB	Micron MT41K256M16HA-107G-E	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 10K	PU 5K	PD 15K

### For N14M-GE strap table X76


GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14M-GE	1 GHz	128M*16*4 1GB	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14M-GE	1 GHz	128M*16*4 1GB	Micron MT41J128M16JT-093GK	PU 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K
N14M-GE	1 GHz	128M*16*4 1GB	Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14M-GE	900 MHz	256M*16*4 2GB	Samsung K4W4G1646B-HC11	PU 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K
N14M-GE	900 MHz	256M*16*4 2GB	Micron MT41K256M16HA-107G-E	PU 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K




1. all power rail ramp up time should be larger than 40us
2. The total time for all rails to ramp should be within 6ms.
3. A power rail has to ramp up 90% before the next power rail in sequence can start ramping up.
4. No signal should be applied to the GPU before the power rail are fully ramped.

1. All GPU power rails should be turned off within 10ms


### Optimus Typical Power-Up Sequence




### Optimus Typical Power-Down Sequence




### GC6 Entry/Exit Sequence Timing Diagram





Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>VILG1/G2 MB LA-9901P Schematic</b> Date: Wednesday, March 20, 2013 Sheet 4 of 63
Rev 0.3				



PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms



Intel (R) FDI PCI EXPRESS\* - GRAPHICS





**PEG Static Lane Reversal - CFG2 is for the 16x**


CFG2

<23> 1: Normal Operation; Lane # definition matches socket pin map definition  
 \* 0: Lane Reversed

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	PROCESSOR(I7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev
				VILG/I/G2 MB LA991P Schematic	1.0
Date	Wednesday, March 20, 2013	Sheet	5	of 63	




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	6	of 63

**Compal Electronics, Inc.**  
**PROCESSOR(2/7) PM,XDP,CLK**


**VILG1/G2 MB LA9901P Schematic**






DDR SYSTEM MEMORY A



<13> DDR\_B\_D[0..63]




DDR SYSTEM MEMORY B





TYCO\_2013620-2\_IVY BRIDGE

TYCO\_2013620-2\_IVY BRIDGE




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PROCESSOR(3/7) DDRIII</b> Document Number <b>VILG1/G2 MB LA9901P Schematic</b> Date: Wednesday, March 20, 2013   Sheet 7 of 63

# CFG Straps for Processor




**PEG Static Lane Reversal - CFG2 is for the 16x**

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed
------	--




**Display Port Presence Strap**

CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--



**PCIE Port Bifurcation Straps**



CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled * 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	--



**PEG DEFER TRAINING**


CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---





VCC\_SENCE 100ohm +-1% pull-up to VCC near processor

Trace Impedance =27-33 ohm  
Trace Length Matc < 25 mils





VSS\_SENCE 100ohm +-1% pull-down to GND near processor


TYCO\_2013820-2\_IVY BRIDGE

ME@

Security Classification	Compal Secret Data			Title
Issued Date	2011/06/15	Deciphered Date	2012/07/11	<b>PROCESSOR(5/7) PWR,BYPASS</b>
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number <b>VILGI/G2 MB LA9901P Schematic</b> Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	9	of 63




**POWER**




1/16 Change symbol & value from SF00002Z00 to SGA20331E10

1/25 Follow FM-James's comments(Co-lay with C123)



IVY Bridge drives VCCIO\_SEL low  
 VCCP\_PWRCTRL:0  
 Sandy Bridge is NC for A19  
 VCCP\_PWRCTRL:1

Security Classification	Compal Secret Data		
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>PROCESSOR(6/7) PWR</b> Document Number <b>VILG1/G2 MB LA9901P Schematic</b> Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	10 of 63




TYCO\_2013620-2\_IVY BRIDGE  
ME@



TYCO\_2013620-2\_IVY BRIDGE  
ME@

Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<b>Compal Electronics, Inc.</b> <b>PROCESSOR(7/7) VSS</b>		
Title	Document Number	Rev
	<b>VILG1/G2 MB LA9901P Schematic</b>	1.0
Date:	Wednesday, March 20, 2013	Sheet 11 of 63




- <-> DDR\_A\_D0[0..63]
- <-> DDR\_A\_DQS[0..7]
- <-> DDR\_A\_DQS[0..7]
- <-> DDR\_A\_MA[0..15]




OSCAN (220uF\_6.3V\_4.2L\_ESR17m)\*1=(SF000002Y00)  
 (10uF\_0603\_6.3V)\*8  
 (0.1uF\_402\_10V)\*4

Layout Note:  
Place near DIMM



Layout Note:  
Place near DIMM




VDDQ (1.5V) =  
 3\*330uF / 12m ohm (TOTAL FOR 2 SO-DIMMs)  
 6\*0603 10uF (PER CONNECTOR)

VTT (0.75V) =  
 3\*0805 10uF 4\*0402 1uF








VREF =  
 1\*0402 0.1uF 1\*0402 2.2uF

VDDSPD (3.3V) =  
 1\*0402 0.1uF 1\*0402 2.2uF







Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				DDRIII-SODIMM SLOT1	
				Size	
				Customer	
				VILG1/G2 MB LA9901P Schematic	
				Date	
				Wednesday, March 20, 2013	
				Sheet	
				12 of 63	




Security Classification		Compal Secret Data		Title	
Issued Date		2011/06/15	Deciphered Date	2012/07/11	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
DDRIII-SODIMM SLOT2					
VILG1/G2 MB LA9901P Schematic				Rev 1.0	
Date: <span style="font-size: small;">Wednesday, March 29, 2012</span>				Sheet <span style="font-size: small;">13</span> of <span style="font-size: small;">63</span>	




DPDG1.1





check with vender  
 Del Q10 check with codec  
 VDDIO using 3VALW






Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VILG1/G2 MB LA9901P Schematic
				Rev 1.0
				Date: Wednesday, March 20, 2013 Sheet 14 of 63



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
PCH (2/9) PCIE, SMBUS, CLK				Rev 1.0
Date: Wednesday, March 20, 2013				Sheet 15 of 63









3/20 Add (ESD request)





Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>VILG1/G2 MB LA9901P Schematic</b> Date: Wednesday, March 20, 2013 Sheet 16 of 63











Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PCH (4/9) LVDS,CRT,DP,HDMI</b> Size B Document Number <b>VILG1/G2 MB LA9901P Schematic</b> Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	17	of 63



Pull-up resistors are not required on these signals

Boot BIOS Strap			
GNT1# / GPIO51	GPIO51 Bit11	GPIO19 Bit10	Boot BIOS Destination
SATA1GP / GPIO19	0	1	Reserved
<b>Internal PH</b>	1	0	PCI
	1	1	★ SPI (Default)
	0	0	LPC



USB DEBUG=PORT1 AND PORT9

LEFT USB (USB 3.0)

LEFT USB (USB 3.0)

Touch Screen

USB Camera

HM76 not support USB2.0 for port 6-7  
HM70 not support USB2.0 for port 4-7 & 12 & 13  
NM70 not support USB2.0 for port 4-7 & 12 & 13


USB2.0

WLAN

CARD READER

For LEFT USB3.0 Port

For RIGHT USB2.0 Port



Security Classification	Compal Secret Data		Title	<b>PCH (5/9) PCI, USB</b>
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Document Number
				<b>VILG1/G2 MB LA9901P Schematic</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	18	of 63

PCH_GPIO69	PCH_GPIO70	Function
-	-	NM70
-	-	Reserved
-	1	HM70
-	0	HM76

PCH_GPIO71	Function
1	N14M-GE 1000MHz
0	N14M-GE 900MH


GPIO28  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up

\* H: On-Die voltage regulator enable  
L: On-Die PLL Voltage Regulator disable


\* PCH\_GPIO27 (Have internal Pull-High)  
High: VCCVRM VR Enable  
Low: VCCVRM VR Disable

GPIO36, 37  
When Unused as GPIO or SATA\*GP  
Use 8.2K-10K pull-down to ground.

BIOS Request SKU ID



PCH_GPIO38	PCH_GPIO67	Function
0	0	Optimus
0	1	Reserved
1	0	DIS
1	1	UMA




Security Classification		Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date	2012/07/11

Compal Electronics, Inc.			
Title: PCH (6/9) GPIO, CPU, MISC			
Document Number	VILG1/G2 MB LA9901P Schematic		Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	19 of 63

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

L1 Change to 1 ohm P/N  
S RES 1/10W 1 +-1% 0603


PCH Power Rail Table Refer to CPU EDS R1.5		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSus3_3	3.3 / 1.5	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04




T29 PAD +VCCAPLLEXP  
This pin can be left as no connect in On-Die VR enabled mode (default).

T30 PAD +1.05VS\_VCCAPLL\_FDI BG6  
This pin can be left as no connect in On-Die VR enabled mode (default).


Intel recommend VCCVRM=>1.5V FOR MOBILE  
stuff R265 and unstuff R266 VCCVRM=>1.8V FOR DESKTOP  
VCCVRM = 160mA detal waiting for newest spec



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PCH (7/9) PWR
				VILG1/G2 MB LA901P Schematic
				Rev 1.0
				Date: Wednesday, March 20, 2013 Sheet 20 of 63




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>PCH (8/9) PWR</b>
				Customer
				<b>VILG1/G2 MB LA9901P Schematic</b>
				Rev 1.0
				Date: Wednesday, March 20, 2013 1 Sheet 21 of 63




Security Classification	2011/06/15		2012/07/11		Title	
Issued Date	Deciphered Date		Deciphered Date		Compal Electronics, Inc.	
					PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	Rev
					VILGI/G2 MB LA9901P Schematic	1.0
					Date: Wednesday, March 20, 2013	Sheet 22 of 63

- <5> PCIE\_CTX\_GRX\_N0\_15] <=> PCIE\_CTX\_GRX\_N0\_15]
- <5> PCIE\_CTX\_GRX\_P0\_15] <=> PCIE\_CTX\_GRX\_P0\_15]
- <5> PCIE\_CTX\_GRX\_N0\_15] <=> PCIE\_CTX\_GRX\_N0\_15]
- <5> PCIE\_CTX\_GRX\_P0\_15] <=> PCIE\_CTX\_GRX\_P0\_15]

01/16 Change U65 from SA00006B500 to SA00006B510 for N14P-GV2-B-A1.  
 03/06 Change U65 from SA00006B510 to SA00006B520 for N14P-GV2-B-A2 (R3 part).  
 Change U65 from SA00006B800 to SA00006B820 for N14M-GE-B-A2 (R3 part).



Non-support PCIE port8-15:N14M-GM and N14P-GV2















Support PCIE port8-15:N14P-GS

Component	Value	Part	Notes
PCIE CRX GTX P0	CV6	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P0 AK14
PCIE CRX GTX N0	CV7	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N0 AJ15
PCIE CRX GTX P1	CV8	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P1 AH16
PCIE CRX GTX N1	CV9	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N1 AG17
PCIE CRX GTX P2	CV10	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P2 AI18
PCIE CRX GTX N2	CV11	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N2 AJ19
PCIE CRX GTX P3	CV12	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P3 AL19
PCIE CRX GTX N3	CV13	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N3 AK20
PCIE CRX GTX P4	CV14	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P4 AR17
PCIE CRX GTX N4	CV15	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N4 AS18
PCIE CRX GTX P5	CV16	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P5 AP14
PCIE CRX GTX N5	CV17	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N5 AQ17
PCIE CRX GTX P6	CV18	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P6 AR19
PCIE CRX GTX N6	CV19	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N6 AJ19
PCIE CRX GTX P7	CV20	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX P7 AP15
PCIE CRX GTX N7	CV21	1	2 GVGS@ 0.22u 0402 10V8KPCIE CRX C GTX N7 AK19
PCIE CRX GTX P8	CV22	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P8 AR20
PCIE CRX GTX N8	CV23	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N8 AS20
PCIE CRX GTX P9	CV24	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P9 AR20
PCIE CRX GTX N9	CV25	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N9 AS20
PCIE CRX GTX P10	CV26	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P10 AK21
PCIE CRX GTX N10	CV27	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N10 AJ21
PCIE CRX GTX P11	CV28	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P11 AS22
PCIE CRX GTX N11	CV29	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N11 AK22
PCIE CRX GTX P12	CV30	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P12 AJ23
PCIE CRX GTX N12	CV31	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N12 AS23
PCIE CRX GTX P13	CV32	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P13 AS23
PCIE CRX GTX N13	CV33	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N13 AS23
PCIE CRX GTX P14	CV34	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P14 AS24
PCIE CRX GTX N14	CV35	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N14 AS24
PCIE CRX GTX P15	CV36	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX P15 AS25
PCIE CRX GTX N15	CV41	1	2 GS@ 0.22u 0402 10V8KPCIE CRX C GTX N15 AS25


U65A - GEP

Component	Value	Part	Notes
PCIE CRX GTX P0	AN12	PEX RX0	
PCIE CRX GTX N0	AN12	PEX RX0	
PCIE CRX GTX P1	AN14	PEX RX1	
PCIE CRX GTX N1	AN14	PEX RX1	
PCIE CRX GTX P2	AP14	PEX RX2	
PCIE CRX GTX N2	AP15	PEX RX2	
PCIE CRX GTX P3	AN15	PEX RX3	
PCIE CRX GTX N3	AN15	PEX RX3	
PCIE CRX GTX P4	AM17	PEX RX4	
PCIE CRX GTX N4	AM17	PEX RX4	
PCIE CRX GTX P5	AP17	PEX RX5	
PCIE CRX GTX N5	AP18	PEX RX5	
PCIE CRX GTX P6	AN18	PEX RX6	
PCIE CRX GTX N6	AN18	PEX RX6	
PCIE CRX GTX P7	AN20	PEX RX7	
PCIE CRX GTX N7	AM20	PEX RX7	
PCIE CRX GTX P8	AP20	PEX RX8	
PCIE CRX GTX N8	AP21	PEX RX8	
PCIE CRX GTX P9	AN21	PEX RX9	
PCIE CRX GTX N9	AN21	PEX RX9	
PCIE CRX GTX P10	AN23	PEX RX10	
PCIE CRX GTX N10	AN23	PEX RX10	
PCIE CRX GTX P11	AP23	PEX RX11	
PCIE CRX GTX N11	AP24	PEX RX11	
PCIE CRX GTX P12	AN24	PEX RX12	
PCIE CRX GTX N12	AM24	PEX RX12	
PCIE CRX GTX P13	AN25	PEX RX13	
PCIE CRX GTX N13	AM25	PEX RX13	
PCIE CRX GTX P14	AP27	PEX RX14	
PCIE CRX GTX N14	AN27	PEX RX14	
PCIE CRX GTX P15	AN27	PEX RX15	
PCIE CRX GTX N15	AM27	PEX RX15	

Part of 7  
 GPIO  
 DACs  
 PCI EXPRESS  
 I2C  
 CLK



Security Classification	2011/06/15	Compal Secret Data	2012/07/11	Title	N14X-PCIE/DAC/GPIO
Issued Date	Deciphered Date			Document Number	VILG1/G2 MB LA-9901P Schematic
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.3
Date	Wednesday, March 20, 2013	Sheet	23	of	63




N14M-GE-B-A2 FCBGA 908P

GE@

Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				N14X-LVDS/HDMI/DP/THM
				VILG1/G2 MB LA-9901P Schematic
				Rev 0.3
				Date: Wednesday, March 20, 2013 Sheet 24 of 63




0128: Change the BOM structure of CV58/CV59/CV278/CV282 from N14@ to GS@.




rise 1.5v system source voltage to 1.55-1.57V

CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.2ohm
FB_CAL_x_PU_GND	42.2ohm
FB_CAL_xTERM_GND	51.1ohm



N14M-GE-8-A2 FGBGA 908P

+3VS to +3VS\_VGA




For R-short


**POWER**

AA27	FBVDD0_0
AA30	FBVDD0_1
AB27	FBVDD0_2
AB33	FBVDD0_3
AC27	FBVDD0_4
AD27	FBVDD0_5
AE27	FBVDD0_6
AF27	FBVDD0_7
AG27	FBVDD0_8
B13	FBVDD0_9
B16	FBVDD0_10
B19	FBVDD0_11
E13	FBVDD0_12
E16	FBVDD0_13
E19	FBVDD0_14
H10	FBVDD0_15
H11	FBVDD0_16
H12	FBVDD0_17
H13	FBVDD0_18
H14	FBVDD0_19
H15	FBVDD0_20
H16	FBVDD0_21
H18	FBVDD0_22
H19	FBVDD0_23
H20	FBVDD0_24
H21	FBVDD0_25
H22	FBVDD0_26
H23	FBVDD0_27
H24	FBVDD0_28
H8	FBVDD0_29
H9	FBVDD0_30
M27	FBVDD0_31
N27	FBVDD0_32
P27	FBVDD0_33
R27	FBVDD0_34
T27	FBVDD0_35
T30	FBVDD0_36
T33	FBVDD0_37
Y27	FBVDD0_38
W27	FBVDD0_39
W30	FBVDD0_40
W33	FBVDD0_41
Y27	FBVDD0_42
Y27	FBVDD0_43

Row resistor




3300mA Under GPU (below 150mils)




Near GPU

+1.05VS\_VGA

210mA



Place near balls




10/24 Delete QV8/CV72/CV105 and mount RV140.  
11/29 Modify the RV140 from 0ohm to short pad.

11/29 Modify the RV138 from 0ohm to short pad.

Place near balls


Place near GPU



For R-short




120 ohms @100MHz 0603 (ESR=0.18) Bead 150mA



Place near AG26 Near GPU




+1.5V to +1.5VS\_VGA





11.27 Add the QV4 and RV42.  
Modify the RV41 from 200k to 1k for EVT test.  
Modify the QV3 from SB00000Q0P00 to SB00000EN00.  
Modify the UV11 from SB00000RV00 to SB5480002110.

11/30 Modify the CV63 from 0.01uF to 1uF.  
01/28 Change the RV41 from 1k to 150k.  
Change the CV63 to SE000000U00.

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/06/15	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	N14X-POWER
Date:	Wednesday, March 20, 2013	Sheet	25	of 63




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>VILG1G2 MB LA-9901P Schematic</b> Date: Wednesday, March 20, 2013 Sheet 26 of 63





**MEMORY INTERFACE**

**MEMORY INTERFACE B**

Address	DATA Bus
Fbc_CMD0	CS0#_L
Fbc_CMD1	ODT_L
Fbc_CMD2	CKE_L
Fbc_CMD3	A14
Fbc_CMD4	A14
Fbc_CMD5	RST
Fbc_CMD6	A9
Fbc_CMD7	A7
Fbc_CMD8	A2
Fbc_CMD9	A0
Fbc_CMD10	A4
Fbc_CMD11	A1
Fbc_CMD12	BA0
Fbc_CMD13	WE#
Fbc_CMD14	A15
Fbc_CMD15	CAS#
Fbc_CMD16	CS0#_H
Fbc_CMD17	ODT_H
Fbc_CMD18	CKE_H
Fbc_CMD19	A13
Fbc_CMD20	A8
Fbc_CMD21	A6
Fbc_CMD22	A11
Fbc_CMD23	A5
Fbc_CMD24	A3
Fbc_CMD25	BA2
Fbc_CMD26	BA1
Fbc_CMD27	A12
Fbc_CMD28	A10
Fbc_CMD29	RA5#
Fbc_CMD30	RA5#





Support GC6: N14P-GS/N14P-GV2 (Mount RV19/DV2)  
 Non-support: N14M-GE (Mount RV81)




Security Classification	Compal Secret Data
Issued Date	2011/06/15
Deciphered Date	2012/07/11
<b>Compal Electronics, Inc.</b> <b>N14X-MEM Interface</b>	
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>	
Document Number	VILGI/G2 MB LA-9901P Schematic
Date	Wednesday, March 20, 2013
Sheet	27 of 63



# Memory Partition A - Lower 32 bits



DATA Bus		
Address	0..31	32..63
FbX_CMD0	CS0#_L	
FbX_CMD1		
FbX_CMD2	ODT_L	
FbX_CMD3	CKE_L	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE#	WE#
FbX_CMD14	A15	A15
FbX_CMD15	CAS#	CAS#
FbX_CMD16		CS0#_H
FbX_CMD17		
FbX_CMD18		ODT_H
FbX_CMD19		CKE_H
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5
FbX_CMD25	A3	A3
FbX_CMD26	BA2	BA2
FbX_CMD27	BA1	BA1
FbX_CMD28	A12	A12
FbX_CMD29	A10	A10
FbX_CMD30	RAS#	RAS#




03/18 Change UV3/UV4/UV5/UV6 from SA000068R00 to SA000068R10 for SAM 2G VRAM (R3 part).  
 Change UV3/UV4/UV5/UV6 from SA000065D00 to SA000065D20 for MIC 2G VRAM (R3 part).  
 Change UV3/UV4/UV5/UV6 from SA000068U00 to SA000068U10 for SAM 1G VRAM (R3 part).  
 Change UV3/UV4/UV5/UV6 from SA000067500 to SA000067510 for MIC 1G VRAM (R3 part).  
 Change UV3/UV4/UV5/UV6 from SA00006H400 to SA00006H410 for HYN 1G VRAM (R3 part).





0111 Change UV3/UV4/UV5/UV6 from SA000065300 to SA00006H400 for Hynix VRAM  
 0206 Add UV3/UV4/UV5/UV6 BOM structure for N14P-GV2.

Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>N14X-VRAM A Lower</b>
Issued Date	2011/06/15	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>VILG1/G2 MB LA-9901P Schematic</b> Date: Wednesday, March 20, 2013 1:28:00 PM Sheet 28 of 63


# Memory Partition A - Upper 32 bits



DATA Bus	
Address	DATA Bus
0..31	32..63
FBx_CMD0	CS0#_L
FBx_CMD1	
FBx_CMD2	ODT_L
FBx_CMD3	CKE_L
FBx_CMD4	A14 A14
FBx_CMD5	RST RST
FBx_CMD6	A9 A9
FBx_CMD7	A7 A7
FBx_CMD8	A2 A2
FBx_CMD9	A0 A0
FBx_CMD10	A4 A4
FBx_CMD11	A1 A1
FBx_CMD12	BA0 BA0
FBx_CMD13	WE# WE#
FBx_CMD14	A15 A15
FBx_CMD15	CAS# CAS#
FBx_CMD16	CS0#_H
FBx_CMD17	
FBx_CMD18	ODT_H
FBx_CMD19	CKE_H
FBx_CMD20	A13 A13
FBx_CMD21	A8 A8
FBx_CMD22	A6 A6
FBx_CMD23	A11 A11
FBx_CMD24	A5 A5
FBx_CMD25	A3 A3
FBx_CMD26	BA2 BA2
FBx_CMD27	BA1 BA1
FBx_CMD28	A12 A12
FBx_CMD29	A10 A10
FBx_CMD30	RAS# RAS#










0111 Change UV3/UV4/UV5/UV6 from SA000065300 to SA00006H400 for Hynix VRAM





0206 Add UV3/UV4/UV5/UV6 BOM structure for N14P-GV2.

Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>N14X-VRAM A Upper</b>
Issued Date	2011/06/15	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>VILGI/G2 MB LA-9901P Schematic</b>
Date:	Wednesday, March 20, 2013	Sheet	29 of 63

# Memory Partition C - Lower 32 bits










Address	DATA Bus	
FbX_CMD0	0..31	32..63
FbX_CMD1	CS0#_L	
FbX_CMD2	ODT_L	
FbX_CMD3	CKE_L	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE#	WE#
FbX_CMD14	A15	A15
FbX_CMD15	CAS#	CAS#
FbX_CMD16		CS0#_H
FbX_CMD17		
FbX_CMD18		ODT_H
FbX_CMD19		CKE_H
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5
FbX_CMD25	A3	A3
FbX_CMD26	BA2	BA2
FbX_CMD27	BA1	BA1
FbX_CMD28	A12	A12
FbX_CMD29	A10	A10
FbX_CMD30	RAS#	RAS#




Security Classification	2011/06/15	Compal Secret Data	2012/07/11	<b>Compal Electronics, Inc.</b> <b>N14X-VRAM C Lower</b> Document Number <b>VILG1/G2 MB LA-9901P Schematic</b>
Issued Date	Deciphered Date	Rev	0.3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Wednesday, March 20, 2013 Sheet 30 of 63

# Memory Partition C - Upper 32 bits



DATA Bus		
Address	0..31	32..63
FbX_CMD0	CS0#_L	
FbX_CMD1		
FbX_CMD2	ODT_L	
FbX_CMD3	CKE_L	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE#	WE#
FbX_CMD14	A15	A15
FbX_CMD15	CAS#	CAS#
FbX_CMD16	CS0#_H	
FbX_CMD17		
FbX_CMD18	ODT_H	
FbX_CMD19	CKE_H	
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5
FbX_CMD25	A3	A3
FbX_CMD26	BA2	BA2
FbX_CMD27	BA1	BA1
FbX_CMD28	A12	A12
FbX_CMD29	A10	A10
FbX_CMD30	RAS#	RAS#

**N14M-GE X76**  
**X7647138L01:X76\_M2G@**  
**X7647138L02:X76\_S1G@**  
**X7647138L03:X76\_M1G@**  
**X7647138L04:X76\_S2G@**  
**X7647138L05:X76\_H1G@**





**Multi-Level Mode**

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

**Binary-Level Mode**

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd	Physical Strapping pin	Strapping Mapping	Resistance	Polarity
4.99K	1000	0000	ROM_SCLK	SMB_ALT_ADDR	10K	PD
10.0K	1001	0001	ROM_SI	SUB_VENDOR	10K	PU (VBIOS ROM) PD (Non-VBIOS ROM)
15.0K	1010	0010	ROM_SO	VGA_DEVICE	10K	PD (No display)
20.0K	1011	0011	STRAP0	RAM_CFG[0]	10K	
24.9K	1100	0100	STRAP1	RAM_CFG[1]	10K	PU (Binary=1) PD (Binary=0)
30.1K	1101	0101	STRAP2	RAM_CFG[2]	10K	
34.8K	1110	0110	STRAP3	RAM_CFG[3]	10K	
45.3K	1111	0111	STRAP4	PCIE_MAX_SPEED	10K	PD

**N14P-GV2 X76**  
**X7647138L06:GV2\_M2G@**  
**X7647138L07:GV2\_S1G@**  
**X7647138L08:GV2\_M1G@**  
**X7647138L09:GV2\_S2G@**  
**X7647138L10:GV2\_H1G@**



**For N14P-GV2 strap table** X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	1 GHz	128M*16*4	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14P-GV2	1 GHz	128M*16*4	Micron MT41J128M16JT-093G-K	R	R	R	R	R	R	R	R
N14P-GV2	1 GHz	128M*16*4	Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14P-GV2	900 MHz	256M*16*4	Samsung K4W4G1646B-HC11	R	R	R	R	R	R	R	R
N14P-GV2	900 MHz	256M*16*4	Micron MT41K256M16HA-107G-E	R	R	R	R	R	R	R	R

**For N14P-GS strap table** X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GS	1 GHz	128M*16*8	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14P-GS	1 GHz	128M*16*8	Micron MT41J128M16JT-093G-K	R	R	R	R	R	R	R	R
N14P-GS	1 GHz	128M*16*8	Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14P-GS	900 MHz	256M*16*8	Samsung K4W4G1646B-HC11	R	R	R	R	R	R	R	R
N14P-GS	900 MHz	256M*16*8	Micron MT41K256M16HA-107G-E	R	R	R	R	R	R	R	R

**For N14M-GE strap table** X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14M-GE	1 GHz	128M*16*4	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14M-GE	1 GHz	128M*16*4	Micron MT41J128M16JT-093G-K	R	R	R	R	R	R	R	R
N14M-GE	1 GHz	128M*16*4	Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14M-GE	900 MHz	256M*16*4	Samsung K4W4G1646B-HC11	R	R	R	R	R	R	R	R
N14M-GE	900 MHz	256M*16*4	Micron MT41K256M16HA-107G-E	R	R	R	R	R	R	R	R

**VRAM Part Number**


Freq.	Memory Size	Samsung	Micron	Hynix	Samsung	Micron
1 GHz	128M*16*8	SA00068U10	SA000687510	SA0006H410	SA00068R10	SA00065D20
900 MHz	256M*16*8	SA00068U10	SA000687510	SA0006H410	SA00068R10	SA00065D20

<b>SUB_VENDOR</b> 0 No VBIOS ROM 1 BIOS ROM is present (Default)	<b>PEX_PLL_EN_TERM</b> 0 Disable (Default) 1 Enable	<b>XCLK_417</b> 0 277MHz (Default) 1 Reserved
<b>FB_0_BAR_SIZE</b> 0 Reserved 1 Reserved 2 256MB (Default) 3 Reserved	<b>SLOT_CLK_CFG</b> 0 GPU and MCH don't share a common reference clock 1 GPU and MCH share a common reference clock (Default)	<b>VGA_DEVICE</b> 0 Non-Primary 3D Acceleration Device (Class Code 302h) 1 Primary Display or VGA Device (Class Code 300h)
<b>USER Straps</b> User [3:0] Customer defined 1000-1100	<b>SMBUS_ALT_ADDR</b> 0 0x9E (Default) 1 0x9C (Multi-GPU usage)	<b>PCI_DEVID</b> GPU Type DEVID[5] DEVID[4] DEVID[3] DEVID[2] DEVID[1] DEVID[0] N14P-GV2 0 1 0 0 0 1 0 N14P-GS 1 0 0 0 0 1 1
<b>3GIO_PADCFG</b> [3:0] Description 0110 Gen 1 / Gen 2 Support only 0000 Gen 3 Support	<b>PCI_SPEED_CHANGE_GEN3</b> N14P-GV2 1 N14P-GS 1	<b>PCI_E_MAX_SPEED</b> 0: Disable PCIe Gen3 operation 1: Enable PCIe Gen3 operation
<b>3GIO_PADCFG[3:0]</b> Strap1 3GIO_PADCFG[3] 3GIO_PADCFG[2] 3GIO_PADCFG[2] 3GIO_PADCFG[1] N14P-GV2 0 1 1 1 N14P-GS 0 0 0 0		


<b>Security Classification</b> 2011/06/15	<b>Compal Secret Data</b> Deciphered Date 2012/07/11	<b>Title</b> N14X-MISC
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>		
<b>Customer</b>		<b>Document Number</b> VILGI/G2 MB LA-9901P Schematic
<b>Date</b> Wednesday, March 20, 2013		<b>Sheet</b> 32 of 63



# LCD POWER CIRCUIT





# CMOS Camera





# VGA LCD/PANEL BD. Conn.




12/12 Mount C539/C541 of 680pF, Change R813 to 220 ohm bead.(For EMI request)










**For EMI**



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>LVDS/CAMERA</b>
Size	Document Number	Rev		
Custom	<b>VILG1/G2 MB LA9901P Schematic</b>	1.0		
Date:	Wednesday, March 20, 2013	Sheet	33	of 63




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>VILG1/G2 MB LA9901P Schematic</b> Date: Wednesday, March 20, 2013 Sheet 34 of 63
				Rev 1.0



Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>HDMI CONN</b> Size: <b>VILG1/G2 MB LA9901P Schematic</b> Date: Wednesday, March 20, 2013 Sheet 35 of 63


# Mini-Express Card for WLAN/WiMAX(Half)






Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.

Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/NEW Card/SIM
Date:	Wednesday, March 20, 2013	Sheet	36 of 63	VILG1/G2 MB LA9901P Schematic Rev 1.0


**For LAN & Green CLK**




Vendor recommend reseve the PU resistor close LAN chip



Pin	Configure signal	Description
LED[1]	Regulator select	1 Switch mode regulator(SWR) mode 0 Linear regulator (LDO) mode *




mount RL12 if use LDO modue




don't @ (could be B C cost done)


For EMI B Phaes change to GCLK@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
Date:	Wednesday, March 20, 2013	Sheet	37	of	63




**For EMI**  
12/12 Change BOM Structure of CL31 from @ to mount(EMI request)



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Transformer
Size	Document Number	Rev		1.0
B	VILG1/G2 MB LA9901P Schematic	Date:	Wednesday, March 20, 2013	Sheet 38 of 63


2 Channel

SMSC thermal sensor  
placed near VRAM




REMOTE1, 2+/-:  
Trace width/space: 10/10 mil  
Trace length: <8"

FAN1 Conn



E  
M/B 橢圓孔 M/B 圓孔

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Fintek-Thermal IC/FAN/screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	VILG1/G2 MB LA9901P Schematic		Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	39	of	63



Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date 2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
HDD/ODD/BT Connector	
Size	Document Number
Customer	VILG1/G2 MB LA9901P Schematic
Date	Revision
Wednesday, March 20, 2013	1.0
Sheet	of
40	63



CX20757  
 High Definition Audio Codec SoC  
 With Integrated Class-D Stereo  
 Amplifier.  
 An integrated 5 V to 3.3 V Low-dropout  
 voltage regulator (LDO).  
 An integrated 3.3 V to 1.8V Low-dropout  
 voltage regulator (LDO).

Sense resistors must be  
 connected same power  
 that is used for VAUX\_3.3


mount RA6 on the Jack Sense circuit  
 to configure Port-C for mono MIC.

Don't support LINE\_IN function  
 RA7 could be @


For no Speaker Hum Noise feature




Should be same supply rail as used for  
 PCH HDA bus controller section




For EMI



For EMI



12/12 Change BOM Structure of CA64-CA66 from @ to  
 mount(EMI request)



follow vendor suggest  
 & reserver default design


PC BEEP

EC BEEP



ICH BEEP

11/20 Change symbol of JSPK1 to SP02000H700

Place colose to Codec chip




wide 40MIL



For EMI


For EMI



For Universal jack

For EMI

HGNDa, HGNDb 80mils



Universal Jack  
 External MIC

Headphone

Internal analog MIC

Internal SPEAKER

LA1

LA2

LA3

LA4

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@

@


@

@

@

@

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/06/15	Deciphered Date	2012/07/11	CX20757-11Z Codec
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer Date: Wednesday, March 20, 2013
Rev VILG1/G2 MB LA9901P Schematic				Sheet 41 of 63




Vcc		3.3V				
Board ID	R694	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> tYP	V <sub>AD_BID</sub> max	EC AD	MP
0	0	0 V	0 V	0.300 V	0x00 - 0x0B	MP
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C - 0x1C	PVT
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26	DVT
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30	EVT

PN : SA000040B20 S IC KB990120F A3 LQFP 128P KB CONTROLLER


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>BIOS &amp; EC IO Port</b>
Size Custom	Document Number	Date	Wednesday, March 20, 2013	Rev 1.0
	<b>VILG1/G2 MB LA9901P Schematic</b>	Sheet	42	of 83

### PWR Button For Debug




### Key Board Conn.

For 15"





For 14"





### IO/B Conn.

### Ext. USB2.0




### TP Switch & TP Conn.




15"		14"	
1	VCC	1	VCC
2	CLK	2	CLK
3	DAT	3	DAT
4	GND	4	L
5	L	5	R
6	R	6	GND

### LED




### LED/B Conn.




For 15"

### PWR/B Conn.




### Lid SW (For 14")




Security Classification		Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date	2012/07/11
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			
Title		<p><b>Compal Electronics, Inc.</b>  <b>ROM/KB/PWR/CR/LED/TP Conn.</b></p>	
Size	Document Number	Rev	
C	VILG1/G2 MB LA9901P Schematic	1.0	
Date:	Wednesday, March 20, 2013	Sheet	43 of 63

For UMA




Every power trace need:  
W=20mils




For GreenCLK generate CLK:  
Mount: All parts in this page except  
Swing Level RES (Marked "\*\*")  
NA: PD108,  
Y1,R98,C180,C181,  
Y2,R169,C196,C197,  
Y6,C968,C969

For EMI



PCH\_32.768K  
NV\_GPU  
LAN  
PCH\_25M

Reserved for Swing Level adjustment  
(Close GCLK side)





For EMI

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>VILG1/G2 MB LA9901P Schematic</b> Date: Wednesday, March 20, 2013
			Sheet	44 of 63


# Touch Screen




# USB3.0




## For EMI




## Left Ext.USB Conn. 1







## For EMI





## Left Ext.USB Conn. 2



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
				<b>USB3.0/Left USB Ports</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Document Number: <b>VILG1/G2 MB LA9901P Schematic</b>				Date: <b>Wednesday, March 28, 2013 15:24</b>




For Intel S3 Power Reduction.




Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title <b>DC Interface</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
			Date: <b>Wednesday, March 20, 2013</b>	Sheet <b>46</b> of <b>63</b>

Document Number: **VILG1/G2 MB LA9901P Schematic**  
 Rev: **1.0**


ADP ID		
AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98



**RTC Battery**





Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR Gen / RTC Battery</b>
Issued Date	2011/06/15	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>Gx00</b> Rev 1.0
Date:	Wednesday, March 20, 2013	Sheet	47 of 63



**PH201 under CPU bottom side :**  
**CPU thermal protection at 93 +/- 3 degree C**  
**Recovery at 56 +/- 3 degree C**


**90W(DIS) : 6.65K 100W active 90W recovery**  
**65W(UMA) : 1.65K 70W active 65W recovery**

20120314  
 Change to +EC\_VCCA from +3VLP




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Gx00-CR
				Rev 1.0
				Date: Wednesday, March 20, 2013 Sheet 48 of 63





Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Gx00-CR	Rev 1.0
				Date: Wednesday, March 20, 2013	Sheet 49 of 63




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, March 20, 2013				Sheet 50 of 63

**Compal Electronics, Inc.**  
**+3VALW/+5VALW**

Document Number  
**Gx00-CR**  
 Date: Wednesday, March 20, 2013 Sheet 50 of 63

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>+1.5VP/+1.8VSP</b> Size Custom Document Number Gx00-CR Date: Wednesday, March 20, 2013 Sheet 51 of 63
Rev	1.0			


VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network


**+VCC\_SAP**  
 TDC 4.2A  
 Peak Current 6A  
 OCP current 7.2A  
 OVP 1.06V




The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Gx00-CR
				Rev
				1.0
				Date
				Wednesday, March 20, 2013
				Sheet
				52 of 63




**+1.05VS\_VCCPP**  $I_{peak}=15.2A$  ;  $I_{max}=10.64A$   
 $\Delta I=2.48 \Rightarrow 1/2 \Delta I=1.24A$  (F=400K Hz) D-CAP 2  
 $R_{ds(on)}=3.3m \text{ ohm(max)}$  ;  $R_{ds(on)}=2.7m \text{ ohm(typical)}$   
 $PR711=47K \text{ ohm}$   
 $V_{trip}=(R_{trip} \cdot 10\mu A) / 8 = 58.75mV$   
 $I_{ocp}=19.043-22.999A$



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	<b>+1.05VS_VCCP</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	Wednesday, March 20, 2013
				Sheet	53 of 63
				Rev	1.0


	GSGV2 (25W)	GE (19W)	
PR842	20	39	(kohm)
PR845	20	30	(kohm)
PR831	2	3	(kohm)
PR816	18	24	(kohm)
PR832	0	3	(kohm)
PC863	2.7	1.8	(nF)




PR822=499K ohm, F=300Khz  
 PR822=360K ohm, F=450Khz


PR853=18K ohm, OCP=103A  
 PR853=15K ohm, OCP=83A  
 PR853=12K ohm, OCP=63A

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Docuement Number	Gx00-CR	Rev	1.0	Date	Wednesday, March 20, 2013
		Sheet		54 of 63	






**Rds(on)=2.7m-3.3m ohm**



**Rds(on)=2.7m-3.3m ohm**

QC 45W CPU  
VID1=0.9V  
IccMax=94A  
Icc\_Dyn=66A  
Icc\_TDC=52A  
R\_LL=1.9m ohm  
OCP-110A

DC 35W CPU  
VID1=1.05V  
IccMax=53A  
Icc\_Dyn=43A  
Icc\_TDC=36A  
R\_LL=1.9m ohm  
OCP-65A



**Rds(on)=2.7m-3.3m ohm**

QC 45W GT2  
VID1=1.23V  
IccMax=46A  
Icc\_Dyn=37A  
Icc\_TDC=38A  
R\_LL=3.9m ohm  
OCP-55A



DC 35W GT2  
VID1=1.23V  
IccMax=33A  
Icc\_Dyn=20.2A  
Icc\_TDC=21.5A  
R\_LL=3.9m ohm  
OCP-40A

Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date 2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		





<b>Compal Electronics, Inc.</b>		
<b>PWR-CPU CORE</b>		
Size	Document Number	Rev
P	Gx00-CR	1.0
Date: Wednesday, March 20, 2013 15:00:56 of 63		




**+VCC\_CORE**



**+VCC\_CORE**






**+VCC\_CORE**



**+VCC\_CORE**

**+VCC\_GFXCORE\_AXG**

**+VCC\_GFXCORE\_AXG**




PC58 ESR= 4.5m ohm  
PC59 ESR= 9m ohm


Below is 458544\_CRV\_PDDG\_0.5 Table 5-8.

Socket Bottom	5 x 22 $\mu$ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 $\mu$ F (0805) 2 x (0805) no-stuff sites

**+V1.05S\_VCCP**



ESR= 9m ohm



Security Classification	Compal Secret Data		Title		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	PWR - PROCESSOR DECOUPLING		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9631P	1.0
				Date:	Wednesday, March 20, 2013	Sheet 57 of 63

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	Design Change of IC Package.	50	Change PU401 to SA000061M00(S IC SY8208BQNC QFN 10P PWM)	2012/11/22	DVT
2	Design Change of IC Package.	50	Change PU402 to SA000061N00(S IC SY8208CQNC QFN 10P PWM)	2012/11/22	DVT
3	Design Change of IC Package.	52	Change PU602 to SA000061Q00(S IC SY8208DQNC QFN 10P PWM)	2012/11/22	DVT
4	Add ADP_ID Circuit.	47	Add PQ102 to SB00000E010(S TR 2N7002KDW 2N SOT-363-6 PANJIT) Add PR111.PR112 to SD028100380(S RES 1/16W 100K +-5% 0402)	2012/12/03	DVT
5	Factory lack of material.	52	Change PC521 to SF000003H00(S_A-P_CAP 330U 2.5V M 6.3X4.2 LESR16M SL)	2012/12/06	DVT
6	Factory lack of material.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2012/12/06	DVT
7	EMI request adjust +3VALWP/+5VALWP snubber function.	50	Change @PR404.@PC415.@PR406.@PC429 to PR404.PC415.PR406.PC429.	2012/12/06	DVT
8	EMI request adjust +3VALWP/+5VALWP boost resistor.	50	Change PR401.PR405 to SD013220B80(S RES 1/10W 2.2 +-5% 0603).	2012/12/06	DVT
9	EMI request add bypass capacitor.	50	Add PC412.PC413.PC416.PC419 to SE001471J80(S CER CAP 470P 50V J NPO 0805 H0.6)	2012/12/06	DVT
10	EMI request adjust CPU/GFX CORE snubber function.	56	Change @PR956.@PC948.@PR957.@PC949.@PR967.@PC968 to PR956.PC948.PR957.PC949.PR967.PC968.	2012/12/06	DVT
11	EMI request adjust bypass capacitor.	56	Change @PC940 to PC940.	2012/12/06	DVT
12	EMI request add bypass capacitor.	56	Add PC944.PC946 to SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PC945.PC947 to SE075222K80(S CER CAP 2200P 25V K X7R 0402)	2012/12/06	DVT
13	Design Change of input capacitor.	50	Change PC420 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25) Add PC427 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25)	2012/12/07	DVT
14	Design Change of IC Application.	50	Add @PR409.@PR410 to SD028100180(S RES 1/16W 1K +-5% 0402) Add @PC405 to SE075472K80(S CER CAP 4700P 25V K X7R 0402) Add @PC407 to SE075472K80(S CER CAP 0.047U 25V K X7R 0402) Add PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2012/12/10	DVT
15	Design Change of IC Application.	55	Change PC936 to SE000000980(S CER CAP 820P 25V K X7R 0402) Change PC929 to SE074332K80(S CER CAP 3300P 50V K X7R 0402) Change PC926 to SE071100J80(S CER CAP 10P 50V J NPO 0402) Change PC928 to SE074102K80(S CER CAP 1000P 50V K X7R 0402) Change PR943 to SD00000J280(S RES 1/16W 4.32K +-1% 0402) Change PR949.PR951 to SD014124380(S RES 1/10W 124K +-1% 0603 YAGEO)	2012/12/17	DVT
16	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000NM00(S COIL 0.22UH +-20% PCMB104T-R22MS 35A)	2012/12/21	DVT
17	Design Change of VGA CORE(Standby mode Circuit).	54	Delete PC864.PQ810.PR802.PR803.PR805	2012/12/21	DVT
18	Reduction Part Count.	47	Delete PR110.	2013/01/18	PVT
19	Reduction Part Count.	52	Delete PR603.	2013/01/18	PVT
20	Reduction Part Count.	54	Delete PR814.PC849.PR825.PR835.PR850.PD802.PD801.	2013/01/18	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date	Wednesday, March 20, 2013
				Sheet	58 of 63


Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
21	Reduction Part Count.	55	Delete PC916.	2013/01/18	PVT
22	Design Change of IC Application.	50	Change @PC405.@PR490.@PC407.@PR410 to PC405.PR490.PC407.PR410. Change PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
23	Reduction Part Count.	51	Change PR505.PR516 to SD028000080(S RES 1/16W 0 +-5% 0402) Change PR503 to SD013000080(S RES 1/10W 0 +-5% 0603)	2013/01/18	PVT
24	Design Change of Thermal Application.	51	Change PC521 to SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEPSX H1.9)	2013/01/18	PVT
25	Reduction Part Count.	52	Change PR611 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
26	Reduction Part Count.	53	Change PR702 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
27	Reduction Part Count.	54	Change PR823.PR824 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
28	Reduction Part Count.	55	Change PR926.PR916.PR917 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
29	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2013/01/18	PVT
30	Design Change of CPU/GFX CORE Freqeunce.	55	Change PR927 to SD034953280(S RES 1/16W 95.3K +-1% 0402)	2013/01/18	PVT
31	Factory lack of material.	50	Change PC420.PC427 to SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25)	2013/01/18	PVT
32	Reduction Part Count.	50	Delete PR411.	2013/01/21	PVT
33	Design Change of Power Circuit Application.	48	Change PC208 to SE000003J80(S CER CAP 0.068U 16V K X7R 0402)	2013/01/23	PVT
34	Design Change of Power Circuit Application.	49	Add PR328 to SD028100280(S RES 1/16W 0 +-5% 0402) Add PR327 to SD028000080(S RES 1/16W 0 +-5% 0402) Add PQ314 to SB000009Q80(S TR 2N7002KW 1N SOT323-3)	2013/01/23	PVT
35	Design Change of Power Circuit Application.	50	Change PC405 to SE072103Z80(S CER CAP .01U 25V Z Y5V 0402) Change PC407 to SE075682K80(S CER CAP 6800P 25V K X7R 0402)	2013/03/04	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	59 of 63
				Rev	1.0

# COMPAL CONFIDENTIAL

MODEL NAME: Power Sequence Block Diagram  
 PCB NAME: LA-9901P  
 REVISION: 0.2  
 DATE: 2013/01/14



Security Classification	Compal Secret Data		Title
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>VILGI/G2 MB LA-9901P Schematic</b> Date: Wednesday, March 20, 2013   Sheet 60 of 63

# VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	EVT TO DVT
1	P. 5-11	Change footprint of JCPU1	For Lenovo rule	
2	P. 14	Add R406, R407, R408, R409	Reserve for improvement factory processes	
3	P. 42	Add EC_SPI_SO, EC_SPI_SI, EC_SPI_CLK, EC_SPI_CS# to EC	Reserve for improvement factory processes	
4	P. 42	Add PCH_PWR_EN to EC Pin.107	Reserve for improvement factory processes	
5	P. 42	Reserve R410	Reserve Pull-high for GPIO use	
6	P. 42	Change EC_FAN_PWM from EC Pin.34 to EC Pin.26	For common design	
7	P. 42	Change NOVO# from EC Pin.26 to EC Pin.34	For common design	
8	P. 42	Change ENBKL from EC Pin.73 to EC Pin.76	For common design	
9	P. 42	Change IMVP_IMON from EC Pin.76 to EC Pin.73	For common design	
10	P. 42	Change DGPU_PWR_EN from EC Pin.107 to EC Pin.123	For common design	
11	P. 42	Change OVERT#_R from EC Pin.117 to EC Pin.17	For common design	
12	P. 34	Add R411, R412, C411, C412	Reserve for EMI	
13	P. 20	Add Q21, R40, C237, Q22, R418, C243, C252, R413	Reserve for power consumption	
14	P. 25	Change RV41 to 1K ohm, CV63 to 1uF	For VGA Sequence	
15	P. 25	Add QV4/RV42	For VGA Sequence	
16	P. 25	Change QV3/UV11	For VGA Sequence	
17	P. 26	Change RV241 to 15K ohm	For VGA Sequence	
18	P. 26	Add QV6 and RV44.	For VGA Sequence	
19	P. 26	Change QV10/QV11	For VGA Sequence	
20	P. 43	Del Q12/R806	For Change Audio Jack type from Normal close to Normal open	

Security Classification	Compal Secret Data		Title		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Document Number		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer		1.0
				Date: Wednesday, March 20, 2013		Sheet 61 of 63

# VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	
1	P. 36	Reserve R508	For leakage current issue of Atheros WLAN	<b>DVT TO PVT</b>
2	P. 41	Change RA22 to reserve	For PC Beep issue(can't heard sound of "di" on BIOS setup menu)	
3	P. 41	Reserve RA10/RA11	For solve Codec speaker Hum noise issue(Zizi)	
4	P. 42	Reserve R416	Reserve +3VLP power rail to EC	
5	P. 42	Change EC_RST# power rail to +3V_EC	Using power rail which the same with EC	
6	P. 42	Change EC_SMB_CK1 & EC_SMB_DA1 power rail to +3V_EC	Using power rail which the same with EC	
7	P. 14	Change U5 from 4MB to 8MB ROM	Follow common design	
<hr/>				
1	P. 23	Change RV5 to shortpad		<b>PVT TO Pre-MP</b>
2	P. 42	Chagne R416 to shortpad		
3	P. 52	Reserve +1.05S_VCCP_PWRGOOD of +V1.05S_VCCP to connect to SA_PG00D	For Celeron/Pentium CPU	

Security Classification	Compal Secret Data		Title		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Revision		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Document Number	Rev
					<b>VILG1/G2 MB LA9901P Schematic</b>	1.0
				Date:	Wednesday, March 20, 2013	Sheet 62 of 63

*Version change list (P.I.R. List)*

Item	Reason for change	PG#	Modify List	Date	Phase
44					
45					
46					
47					
48					
49					
50					
51					
52					
52					
53					

[www.s-manuals.com](http://www.s-manuals.com)