










Note: PCIE_RST2# asserted during transition to S3/S4/S5 to reset PCIE devices in the FCH



Hudson-M3



EMBEDDED CTRL



EC will Conflict with FCH, did not mount R315&R318

EC	FCH	Device	I2C_Device(S)
I2Ce_1 (M)	I2Cf_2 (M)	Charger	Battery
I2Ce_2 (M)		EEPROM	APU
I2Ce_3 (M)		VGA Thermal	
	I2Cf_3 (M)		APU
	I2Cf_1 (M)	Lan	Wlan
	I2Cf_0 (M)	Dimm	Clk Gen

Note: SCL2/SDA2: for SMBUS in the S5 power domain
SCL3/SDA3: for SMBUS in the S5 power domain

+3V_S5O R15 0.4 R599 10K 4 SMB_EC_CLK
R600 10K 4 SMB_EC_DAT

+3V_S5O R14 0.4 R593 10K 4 SCLK3
R594 10K 4 R595 10K 4 SDA7A3

SCL2/SDA2: SMBUS Implemented: PU 2.2K to +3V_S5
SMBUS Not Implemented: PU 10K to +3V_S5
SCL3/SDA3: Low Voltage SMBUS Implemented: PU 10K to APU_VDDIO (+3V)
Low Voltage SMBUS Not Implemented: PU 10K to +3V_S5


Quanta Computer Inc.
PROJECT : BY7D

Size	Document Number	Rev
	FCH 1/5(GPIO/USB/AZ)	1A

Date: Wednesday, March 21, 2012 Sheet 6 of 45

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




EC_PWM2 -> SPI ROM: 2.2KΩ 5k pull-down
LPC ROM: Pull-up to 3.3V_S5.
External pull-up resistor is not required as FCH integrated 10-KΩ pull-up to 3.3V_S5.

Remove PCI_CLK2 function


REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED






DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





TERMINATOR DECOUPLING CAPACITOR




9.12A (VCC plane from source)






<Layout Note>
Close to CPU




TERMINATOR DECOUPLING CAPACITOR



9.12A (VCC plane from source)





Seymour Power-on sequence


- 1 => +1V_GPU
- 2 => +3V_GPU
- 3 => +VGPU_CORE,+1.5V_GPU
- 4 => +1.8V_GPU



PEG


Intel platform: Lane0 ~ Lane15
 Brazos platform: Lane12 ~ Lane15
 Comal and Sabine platform: Lane8 ~Lane15

Quanta Computer Inc.
 PROJECT : BY7D



Size	Document Number	Rev
	Seymour_M2/PEG*16	1A
Date:	Wednesday, March 21, 2012	Sheet 13 of 45





		
Quanta Computer Inc.		
PROJECT : BY7D		
Size	Document Number	Rev
	Seymour_M2/ XTAL_LVDS	1A
Date:	Wednesday, March 21, 2012	Sheet 15 of 45

<VGA>



DDR3 Memory TYPE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	1
	K4W2G1646C-HC11 (128M*16,C-die)	AKD5MGWT500 * 4	1GB	0	1	0	1
	K4W2G1646E-HC11 (128M*16,E-die)	AKD5MGWT500 * 4	1GB	1	0	0	1
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 8	2GB	1	1	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZW700 * 4	512MB	0	0	1	0
	23EY4187MA11 (128M*16,A-die)	AKD5DZW700 * 4	1GB	0	1	1	0
	23EY4187MB11 (128M*16,B-die)	TBD * 4	1GB	1	0	1	0
	23EY4187MA11 (128M*16)	AKD5DZW700 * 8	2GB	1	1	1	0

CONFIGURATION STRAPS -- SEE EACH DATABASE FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select if GPIO22 = 0, defines memory aperture size if GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

System Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1


EEPROM


<VGA>


For Thames/Whistler/Seymour
 a dedicated BEAD is required
 for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18




For Thames/Whistler/Seymour
 a dedicated BEAD is required
 for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10

DP/TMDS/LVDS Transmitter Power
 0.935V@222mA per port



 Quanta Computer Inc. PROJECT : BY7D				
			Size	Document Number
			Seymour_M2/ DP_Powers	1A
Date:	Wednesday, March 21, 2012	Sheet	18 of 45	





Place MVREF dividers and Caps close to ASIC

Place MVREF dividers and Caps close to ASIC

GPU DRAM RST

R5074 EV@100F_4

R5075 EV@51F_4

C5160 EV@120P50V_4N

R5076 EV@4.98KF_4

MEM_RST# (21,22)


Place all these components very close to GPU (within 25mm) and keep all components close to each other

This basic topology should be used for DRAM_RAT for DDR3/GDDR5

These Capacitors and Resistor values are an example only The series R and C cap values will depend on the DRAM loads and will have to be calculated for different Memory, DRAM loads and board to pass Reset Signal Spec


CHANNEL B: 512MB DDR3 (64Kb*8*4pcs) <VGA>

- (20) VMB_DQ[63..0] VMB_DQ[63..0]
- (20) VMB_DM[7..0] VMB_DM[7..0]
- (20) VMB_RDQS[7..0] VMB_RDQS[7..0]
- (20) VMB_WDQS[7..0] VMB_WDQS[7..0]
- (20) VMB_MA[14..0] VMB_MA[14..0]







TOP Up

BOT Up




TOP Down

BOT Down




Non-BACO design
(Brazos doesn't support Muxless Switch-able Graphics)




		Quanta Computer Inc.	
		PROJECT : BY7D	
Size	Document Number	Seymour_M2/ Baco	
Date:	Tuesday, March 06, 2012	Sheet	23 of 45
		Rev	1A

<http://adf.ly/3o8pJ>


HDMI




-Layout Note- close to connector




-Layout Note- close to connector







LAN-Wake up function <LAN>




LAN-SM-Bus <LAN>





separate LAN power for RTC wakeup support on S5




PLACE NEAR LAN IC SIDE <LAN> <LNG>



TRANSFORMER CONN <LAN> <LNG>



RJ45 <LAN> <LNG> <LN1>



LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode

Power on Strapping pin
LAN_ACTLED R110 LAN@5.1K_6





LAN_LINKLED# R111 LAN@5.1K_6

Quanta Computer Inc.

PROJECT : BY7D

Size Document Number
ATHEROS LAN (AR8152B) Rev 1A


Date: Wednesday, March 21, 2012 Sheet 26 of 45



2 IN 1 CARD READER (Type: MMC/SD)

<MMC>

Card Reader (AU6437B53-GDL-GR)





Clock input selection
 1 : 48MHz input (default)
 0 : 12MHz input

NBMD Power saving mode enable
 1 : enable (default)
 0 : disable

CTRL0 trace surround with GND

	SD	XD	MS
CTRL0	SDCLK	XDALE	MSBS
CTRL1	SDWP	XDCLE	MSCLK
CTRL2	SDCMD	XDRBD	
CTRL3	SDCDN	XDWRN	
CTRL4		XDRDN	MSINS



SD write protect enable
 1 : decided by SDWP(default)
 0 : SD always write-able




SATA ODD [ODD]

<http://adf.ly/3o8pJ>

ODD Zero power [OZP]




SATA HDD [HDD]





Thermal Sensor <THC>

<http://adf.ly/3o8pJ>



Thermal	dGPU Int Thermal
EC (M) 3ND_SMB	
EC (M) 3ND_SMB	dGPU int SMBUS
dGPU (M) SMB	dGPU int SMBUS


FAN Control <THC>




Quanta Computer Inc.
PROJECT : BY7D

Size	Document Number	Rev
	THERMAL	1A
Date:	Wednesday, March 21, 2012	Sheet 32 of 45

KEY BOARD Connector <KBC> <EMI>




TOUCHPAD/BOARD Connector <TP> <EMI>




ID_Detect	default
Metal/IMR	H
TEXTURE	L


Power Board (UIF) <PSW>




TP board <TPD>




EMI Pad <OTH>



EMI PAD <EMI>





HOLE <OTH>




Quanta Computer Inc.
PROJECT : BY7D
 Size: Document Number: Rev 1A
KBC/TP/FP CONN.
 Date: Wednesday, March 21, 2012 Sheet 33 of 45

LED <LED>


BATTERY




POWER <LED>



ESD Protect <ESD>




LED P/N	Behavior	res
BEWY0007ZA0 (White/Amber)	power on: White LED bright sleep: Amber LED blink	R135: stuff 1.5K R137: stuff 1.2K
BEWH0051Z00 (White)	power on: White LED bright sleep: White LED blink	R135: unstuff R137: stuff 1.5K




Quanta Computer Inc.
PROJECT : BY7D

Size	Document Number	Rev
	CHARGER-ISL88731C	1A
Date:	Wednesday, March 21, 2012	Sheet 36 of 45








<http://adfly.com/308pJ>




Quanta Computer Inc.
PROJECT : BY7D

Size	Document Number	Rev
	DDR	1A
Date:	Wednesday, March 21, 2012	Sheet 38 of 45







OCP: 25A
 (Peak 21.6A ,AVG 15.12)
 Total capacitor : 660 uF
 ESR : 4.5mΩ
 f : 300k Hz

Seymour

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	0	0.9V
1	1	1.0V
0	1	1.05V
0	0	1.15V

Seymour

R1	60.4K/F_4
R2	31.6K/F_4
R3	590K/F_4
R4	294K/F_4
R5/R6	3.65K/F_4
R7/R8	4.3K/F_4

Quanta Computer Inc.
 PROJECT : BY7D

Site	Document Number	Rev
	GPU	1A
Date:	Wednesday, March 21, 2012	Sheet 42 of 45