

888Z4.5 / LA-1302 Mother Board Rev : 0.5 for Layout

Intel (Northwood) with Intel 845M+ICH3

SHEET	TITLE
1	<i>Cover Page</i>
2	<i>Block Diagram</i>
3, 4	<i>Northwood CPU / Fan / Thermal</i>
5	<i>CPU Decoupling</i>
6, 7, 8	<i>North Bridge Intel 845MP</i>
9, 10, 11	<i>DDR-SODIMM</i>
12	<i>Clock Generator</i>
13, 14, 15	<i>VGA ATI M7C/ Penal interface</i>
16, 17	<i>VGA DDR SGRAM/ CRT & TVOUT CONNECTOR</i>
18, 19, 20	<i>South Bridge ICH3M</i>
21	<i>Card Bus Controller / Card Bus Socket</i>
22	<i>IEEE1394 VT6306 / PHY</i>
23	<i>LAN Controller RTL8100BL</i>
24	<i>Audio DJ OZ163</i>
25	<i>AC97 Codec ALC201</i>
26	<i>Audio EQ TAS3002</i>
27	<i>AMP & Audio Jack</i>
28	<i>HDD/CDROM</i>
29	<i>LPC EC PC87591</i>
30	<i>BIOS & I/O Port</i>
31	<i>Printer/USB Port/TP</i>
32	<i>Dot Matrix LCD/FIR/Reset/PS</i>
33	<i>DC/DC Interface</i>
34	<i>Mimi-PCI & Docking</i>
35	<i>SIO VT1211</i>
36	<i>SD CONTROLLER/SOCKET/UNSED GATES</i>
37	<i>5V/3V/12V</i>
38	<i>CHARGER</i>
39	<i>CPU CORE</i>
40	<i>DETECTOR</i>
41	<i>DDR/Connector</i>
42	<i>Notes & PIR List</i>


stencil not open:

- J1
- U24
- PJP2
- PJP4
- C715
- C716
- PC155
- C72
- C94

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title SCHEMATIC, M/BLA-1302		
Size B	Document Number 401216	Rev 1B
Date: Wednesday, May 29, 2002	Sheet 1	of 45

Model Name : 888Z4/LA-1301 (Intel Northwood)




Layout note :
 Place close to CPU. Use 2-3 vias per PAD.
 Place .22uF caps underneath balls on solder side.
 Place 10uF caps on the peripheral near balls.
 Use 2-3 vias per PAD.


Layout note :
 Place close to CPU power and ground pin as possible (<1inch)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Please place these cap in the socket cavity area




Please place these cap on the socket north side





Please place these cap on the socket south side




EMI Clip PAD for CPU



R02 PIR2 Used ESR 15m ohm cap total ESR=2.5m ohm



Fiducial Mark




Compal Electronics, Inc.

Title: SCHEMATIC, M/B LA-1302



Size: Document Number 401216 Rev 1B

Date: Wednesday, May 29, 2002 Sheet 5 of 45




POWER/GND

Layout note :
Trace width 5mil ; Spacing 10mil
Trace A to ball U13/T13 or U17/T7 =1.5" Max



MEMORY



Layout note
Place R620 closely pinJ28




Layout note
Place R_J closely Ball H3<40mil, Ball H3 to G3 trace must routing 1"

Layout note
Please closely pinJ21 and J9



Compal Electronics, Inc.		
SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev
	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 7 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Layout note : Processor system bus
 Distribute as close as possible
 to MCH Processor Quadrant.(between VTTFBS and VSS pin)







Layout note : AGP / CORE
 Distribute as close as possible
 to MCH Processor Quadrant.(between VCCAGP/VCCCORE
 and VSS pin)



Layout note : Hub-Link
 Distribute as close as possible
 to MCH Processor Quadrant.(between VCCHL and VSS pin)



Layout note : DDR Memory interface
 Distribute as close as possible
 to MCH Processor Quadrant.(between VCCSM and VSS pin)



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
SCHEMATIC, M/B LA-1302			
Size	Document Number	Rev	
	401216	18	
Date:	Wednesday, May 29, 2002	Sheet	8 of 45

Layout note
Place these resistor closely DIMM0, all trace length<750mil





7 DDR_SQ[0..63] DDR_SQ[0..63]
7 DDR_CB[0..7] DDR_CB[0..7]
7 DDR_SQ[8..8] DDR_SQ[8..8]

7 DDR_SQ[56] DDR_SQ[56]
7 DDR_SQ[57] DDR_SQ[57]

7 DDR_SQ[61] DDR_SQ[61]
7 DDR_SQ[62] DDR_SQ[62]

7 DDR_SQ[63] DDR_SQ[63]
7 DDR_SQ[64] DDR_SQ[64]

7 DDR_SQ[65] DDR_SQ[65]
7 DDR_SQ[66] DDR_SQ[66]



7 DDR_CLK1# DDR_CLK1#
7 DDR_CLK1# DDR_CLK1#

7 DDR_CLK0# DDR_CLK0#
7 DDR_CLK0# DDR_CLK0#

7 DDR_CKE1 DDR_CKE1
7 DDR_CKE1 DDR_CKE1

7 DDR_SCS#0 DDR_SCS#0
7 DDR_SCS#0 DDR_SCS#0


7 DDR_SQ[49] DDR_SQ[49]
7 DDR_SQ[48] DDR_SQ[48]

7 DDR_SQ[53] DDR_SQ[53]
7 DDR_SQ[52] DDR_SQ[52]



7 DDR_SQ[54] DDR_SQ[54]
7 DDR_SQ[56] DDR_SQ[56]

7 DDR_SQ[55] DDR_SQ[55]
7 DDR_SQ[50] DDR_SQ[50]


7 DDR_SQ[51] DDR_SQ[51]
7 DDR_SQ[52] DDR_SQ[52]




DIMM0
top side



Layout note
Place these resistor closely DIMM0, all trace length<=750mil




Layout note
Place these resistor closely DIMM0, all trace length Max=1.3"







Layout note
Place these resistor closely DIMM0, all trace length<=750mil

Compal Electronics, Inc.			
SCHEMATIC, M/BLA-1302			
File	Document Number	Rev	
	401216	1B	
Date	Wednesday, May 29, 2002	Sheet	9 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Layout note
Place these resistor closely DIMM1, all trace length<=800mil





Layout note
Place these resistor closely DIMM0, all trace length Max=1.3"

EMI Clip PAD for Memory Door









Compal Electronics, Inc.		
SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev
	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 10 of 45

Layout note :
Distribute as close as possible to DDR-SODIMM.



Layout note :
Place one cap close to every 2 pull up resistors termination to +1.25V





Compal Electronics, Inc.


SCHEMATIC, M/B LA-1302

Title	SCHEMATIC, M/B LA-1302		Rev
Size	Document Number	1B	
	401216		
Date:	Wednesday, May 29, 2002	Sheet	11 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SEL1	SEL0	Function
0	0	66MHz Host CLK
0	1	100MHz Host CLK
1	0	200MHz Host CLK
1	1	133MHz Host CLK





Divider circuit for 1.8Vdc XTALIN from 3.3Vdc OSC out





IF OSC USED, R59 120 OHM ON, R56 ON

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	SCHEMATIC, M/B LA-1302		
Size	Custom	Document Number	401216
Date	Wednesday, May 29, 2002	Sheet	13 of 45
Rev			1B



MEMORY INTERFACE




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC., AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev
	401216	1B
Custom	Date	Sheet
	Wednesday, May 29, 2002	14 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

POWER INTERFACE



Part 4 of 5

Part 5 of 5


CORE & I/O POWER

CORE GND



Compal Electronics, Inc.		
Title SCHEMATIC, M/B LA-1302		
Size	Document Number 401216	Rev 1B
Date	Wednesday, May 29, 2002	Sheet 15 of 45

NOTE : MA11 CONNECTION REQUIRED FOR 4Mx32 DDR SGRAM ONLY

DDR SGRAM



Close to memory



NOTE : Resistors of NDQS0 and NDQS4 closed to the 94 pin of every DDR SGRAM


16/32MB DDR 2/4MX32 SGRAM

16MB 64 BIT INTERFACE WITH TWO PIECES 2MX32
32MB 64 BIT INTERFACE WITH TWO PIECES 4MX32


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title	SCHEMATIC, M/B LA-1302	
Size	Document Number	Rev
Custom	401216	1B
Date	Wednesday, May 29, 2002	Sheet 16 of 45

CRT Connector



TV-Out Connector




Compal Electronics, Inc.

SCHMATIC, M/B LA-1302

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Size B	Document Number 401216	Rev 1B
Date:	Wednesday, May 29, 2002	Sheet 17 of 45




Layout note The Cap close to ICH3-M (< 1 inch)

ICH3-M (2/2)














0=I2C CTRL CPUVID select
1=Bus switch CPUVID select

Note:
R376=22.6_1% for B0(QB63 part)
R376=18.2_1% for B0(QB62 & SL5LF part)

	MB_ID0	MB_ID1
SST	0	0
PT	1	0
ST	0	1
QT	1	1



Disable Timeout feature




Compal Electronics, Inc.

SCHEMATIC, M/B LA-1302


Size	Document Number 401216	Rev 1B
Date:	Wednesday, May 29, 2002	Sheet 20 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

CardBus Socket




Pin	Signal	Pin	Signal
AD31	AD31	144	S1 D10
AD30	AD30	142	S1 D9
AD29	AD29	141	S1 D1
AD28	AD28	140	S1 D8
AD27	AD27	139	S1 D0
AD26	AD26	129	S1 A0
AD25	AD25	128	S1 A1
AD24	AD24	127	S1 A2
AD23	AD23	124	S1 A3
AD22	AD22	121	S1 A4
AD21	AD21	120	S1 A5
AD20	AD20	118	S1 A6
AD19	AD19	116	S1 A25
AD18	AD18	115	S1 A7
AD17	AD17	113	S1 A24
AD16	AD16	98	S1 A17
AD15	AD15	96	S1 IOWR#
AD14	AD14	97	S1 A0
AD13	AD13	93	S1 IORD#
AD12	AD12	95	S1 A11
AD11	AD11	92	S1 OE#
AD10	AD10	91	S1 CE2#
AD9	AD9	89	S1 A10
AD8	AD8	87	S1 D15
AD7	AD7	85	S1 D7
AD6	AD6	83	S1 D13
AD5	AD5	82	S1 D6
AD4	AD4	80	S1 D12
AD3	AD3	81	S1 D5
AD2	AD2	77	S1 D11
AD1	AD1	79	S1 D4
AD0	AD0	76	S1 D3
			CAD0/D3
			CCBE3#/REG#
			CCBE2#/A12
			CCBE1#/A8
			CCBE0#/CE1#
			CRST#/RESET
			CFRAME/A23
			CIRDY#A15
			CTRDY#A22
			CDEVSEL#A21
			CSTOP#A20
			OPERR#A14
			CSERR#WAIT#
			CPAR/A13
			CPAREQ#
			CGNT#/WE#
			CCCLK/A16
			CSTSCHNG#BVD1
			CCLKRUN#WP
			CBLOCK#A19
			CINT#/READY
			SPKROUT
			CAUDIO#BVD2
			CCD2#/CD#
			COD1#/CD1#
			CVS2#/S2#
			CVS1#/VS1#





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

LAN Realtek RTL8100



18.21,22,34 AD0_311










AD0	45	AD0
AD1	44	AD1
AD2	42	AD2
AD3	41	AD3
AD4	38	AD4
AD5	37	AD5
AD6	36	AD6
AD7	33	AD7
AD8	30	AD8
AD9	29	AD9
AD10	28	AD10
AD11	27	AD11
AD12	26	AD12
AD13	25	AD13
AD14	24	AD14
AD15	23	AD15
AD16	10	AD16
AD17	9	AD17
AD18	8	AD18
AD19	5	AD19
AD20	4	AD20
AD21	3	AD21
AD22	1	AD22
AD23	100	AD23
AD24	95	AD24
AD25	94	AD25
AD26	93	AD26
AD27	92	AD27
AD28	91	AD28
AD29	89	AD29
AD30	87	AD30
AD31	86	AD31

LAN CONTROLLER RTL8100BL

18.21,22,34 CBE#0
18.21,22,34 CBE#1
18.21,22,34 CBE#2
18.21,22,34 CBE#3

18.20,21,22,34 FRAME#
18.20,21,22,34 IRDY#
18.20,21,22,34 TRDY#
18.20,21,22,34 DEVSEL#
18.20,21,22,34 STOP#
18.20,21,22,34 PERR#
18.20,21,24 SERR#
18.21,22,34 PARK#
18.20 REQ#3
18.20 GNT#3
18.20 PIRCB#
18.20 PCIRST#

12 CLK_PCI_LAN




Compal Electronics, Inc.	
Title	SCHEMATIC, M/B LA-1302
Size	Document Number 401216
Date	Wednesday, May 29, 2002
Esheet	23 of 45

THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC., AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.









To TAS3002 EQ and OZ163 DJ

Audio DJ OZ163




R02 PIR9

Input to CODEC



Compal Electronics, Inc.		
Title SCHEMATIC, M/BLA-1302		
Size B	Document Number 401216	Rev 1B
Date Wednesday, May 29, 2002	Sheet 24	of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Some components was reserved for adjustable regulator.


AVDD=3.3V


40 Mil trace

R02 PIR4

R413	R419	FREQ. SEL
X	X	24.576MHZ
ON	X	14.318MHZ
X	ON	48MHZ


Refer to below figure for upper three resistor placement





Compal Electronics, Inc.		
Title SCHEMATIC, M/B LA-1302		
Size B	Document Number 401216	Rev 1B
Date: Wednesday, May 29, 2002	Sheet 26	of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





SI2306 Rds(on) = 0.094 @ Vin = 4.5 V
Id max. = 3.5 A



Compal Electronics, Inc.		
Title SCHEMATIC, M/B LA-1302		
Size B	Document Number 401216	Rev 1B
Date Wednesday, May 29, 2002	Sheet 27	of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

HDD/CD-ROM Module












R03 PIR16



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title	SCHEMATIC, MB LA-1302	
Size	Document Number	Rev
	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 28 of 45








Compal Electronics, Inc.		
Title		
SCHEMATIC, M/BLA-1302		
Size	Document Number	Rev
B	40126	1B
Date:	Wednesday, May 29, 2002	Sheet 30 of 45


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Printer Port/USB







Bluetooth Connector



Parallel Port






PIR23







Compal Electronics, Inc.

Title		
SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev
B	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 31 of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Dot Matrix LCD/FIR




PWR ON CKT





M/E OFF Button





AD[0..31] AD[0..31] 18,21,22,23


31,35 LPD[0..7] LPD[0..7]



Compal Electronics, Inc.		
Title		
SCHEMATIC, M/BLA-1302		
Size	Document Number	Rev
B	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 34 of 45


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SUPER I/O SMC FDC47N227




PROPRIETARY NOTE THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title SCHEMATIC, M/B LA-1302			
Size B	Document Number	Rev 1B	
	401216		
Date: Wednesday, May 29, 2002	Sheet	35	of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.		
Title SCHEMATIC, M/B LA-1302		
Size Custom	Document Number 401216	Rev 1B
Date:	Wednesday, May 29, 2002	Sheet 36 of 45



+5V : 6.81A ~ 9.03A

+3.3V: I_{peak}=9.22A~12.13A

CPU thermal protection at 89 degree C (1.301K Ohms)
 Recovery at 44 degree C (5.084K Ohms)




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
SCHEMATIC, M/BLA-1302		
Size	Document Number	Rev
B	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 37 of 45

Charger

75W * 10% = 67.5W = 19V * 3.55A
 Air : 50W/19V*0.025*20=1.3V <--- THROTTLE



IREF=1.201*Icharge
IREF=0~3.3V
 Set charge current 2.74A for LI-ION
 (3960mAh*0.7C=2.77A)


Charge voltage :
(4.25V/Cell)
LI-4S:17.43V
LI-3S:13.22V

LI-4S:0.1381*BATT+ = AVBATT
LI-3S:0.1794*BATT+ = AVBATT

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title SCHEMATIC, M/B LA-1302		
Size B	Document Number 401216	Rev 1B
Date Wednesday, May 29, 2002	Sheet 38	of 45

CPU-CORE




VID4,3,2,1,0 :
 1.30V: 0 1 0 0 1
 1.25V: 0 1 0 1 0
 1.20V: 0 1 0 1 1

	GMUXSEL	CPUSTP#	DPRSLPVR	VCORE'	Offset	VCORE
PM	1	1	0	1.30V	0%	1.30V
PM D-S	1	0	0		4.62%	1.239V
BM	0	1	0	1.20V	2.0%	1.176V
BM D-S	0	0	0		4.62%	1.144V
Deeper	X	0	1	1.0V	0%	1.0V





A1 CPU Silicon set Dsoff =1.2V
 PR83=13.3K,PR84=39.2K <-----Must fine-tune
 A2 CPU Silicon set Dsoff =1.0V
 PR83=21.5K,PR84=30.9K
 For A1,A2 CPU Silicon stepping
 PQ19 is nopop, PR61=0, PR62=13K and PR65 is nopop
 For B0 CPU Silicon stepping
 PQ19 is pop, PR61=9.31K,PR62=12.7K and PR65=30.1K

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title		SCHEMATIC, M/BLA-1302
Size	Document Number	Rev
B	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 39 of 45



VIN detector		
16.90	17.55	18.22
16.46	17.08	17.72



Precharge detector		
15.34	15.90	16.48
13.13	13.71	14.20






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
SCHEMATIC, M/BLA-1302		
Size	Document Number	Rev
B	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 40 of 45

+2.5V +-5%


DDR/Connector




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
File	SCHEMATIC, M/B LA-1302	
Size	Document Number	Rev
B	401216	1B
Date	Wednesday, May 29, 2002	Sheet 41 of 45

+1.8V+-5%



+1.5V+-5%



Compal Electronics, Inc.

Title SCHEMATIC, M/B LA-1302

Size Document Number
401216

Rev
1B

Date: Wednesday, May 29, 2002 Sheet 42 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Voltage Rails

Power Plane	Description	S1	S3	S5	FUNCTION	RELATED POWER NET NAME
VIN	Adapter power supply (19V)	N/A	N/A	N/A	Pullhigh,Switch,DOCKING,VL,AC IN.	VIN1
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A	Pullhigh,Switch,B1+,PWR MB3878,PWR MAX1718.	B++,B1+,CPU_B1+,CPU_B2+
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	Pullhigh,Switch,NB,CPU.	
+2.5VALW	2.5V always on power rail	ON	ON	ON*	Pullhigh,Switch,NB,DDR SODIMM.	LANVDD
+2.5V	2.5V power rail	ON	ON	OFF	Pullhigh,Switch,NB,DDR SODIMM.	
+2.5VS	2.5V switched power rail	ON	OFF	OFF	Pullhigh,Switch,NB,CLK Buffer,SB,LANVDD.	+VCCCHK,+VCCMCK,+VCCMDLL,+2.5VRGBPLL,+2.5VRGBDAC,+2.5VSBRAM +SB_PLLVDD
+3VALW	3.3V always on power rail	ON	ON	ON*	Pullhigh,Switch,PCMCIA Switch,LAN,CMOS,KBD CTRL, SMBus,BIOS,BlueTooth, USB	+3VCD(+3VCD_A), LANIO, +3.3VAUX
+3V	3.3V power rail	ON	ON	OFF	Pullhigh,Switch,SB,PCMCIA CTRL,CMOS,PANEL.	LCDVDD,+3V_CB
+3VS	3.3V switched power rail	ON	OFF	OFF	Pullhigh,DJ,Switch,LOGIC,KBD,SIO,LAN,1394,	VDDC,+3VS_MINIPCI,LCDVDD(LCDVDD_1),TV_DVDD,LVDS_PLLVCC(LVDS_VCC)
+5VALW	5V always on power rail	ON	ON	ON*	Pullhigh,Docking,DJ,Switch,BT,LOGIC,AVDD(Audio),Thermal,FAN.	+5VCD(+5VCD_1,+5VCD_2),AVDD(AVDD_AC97),S1_VCC,+5VAMP,INV_B+
+5V	5V power rail	ON	ON	OFF	Pullhigh,Switch.	
+5VS	5V switched power rail	ON	OFF	OFF	Pullhigh,Docking,MiniPCI,+5VALW, USB,T/P,LPT,DJ,HDD,TV,CRT,Inverter,Switch,VID.	+5VFAN1,+5VFAN2,CRTVDD,+5V_PRN,+5VS_MINIPCI,USB_AS(USB_A), USB_BS(USB_B),TV_VDD,TV_AVDD
+12VALW	12V always on power rail	ON	ON	ON*	PC CARD,Pullhigh,Switch,MOS	
+12VS	12V switched power rail	ON	OFF	OFF	Switch,Power MOS.	
+RTCVCC	RTC power	ON	ON	ON	RTC Power.	
+1.25VS	1.25V switched power rail	ON	OFF	OFF	Pullhigh,DDR termination.	1.25VP
+1.2VS	1.2V switched power rail	ON	OFF	OFF	CPU	1.2VP,+H_VCCA,+HVCCIOPLL

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
LAN	AD17	3	PIRQB
CardBus	AD20	2	PIRQA
Mini-PCI	AD18	4	PIRQD
Mini-PCI LAN	AD22	1	PIRQC
IEEE-1394 Controller	AD16	0	PIRQA
AGP VGA			PIRQA

VGA LCD PANEL ID LIST

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
EEPROM	1010 000X b

EC SM Bus2 address

Device	Address
AD1032	1001 100X b
OZ163	0011 0100 b
Docking	0011 011X b
EQ TAS3002	0110 011X b

ICH3-M SM Bus address

Device	Address
SODIMM	1010 000X b
Clock Gen	1101 001x b

P.S:Default Resistor & Capacitor's package are 0603.
Default 8P4R package is 0402.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	43 of 45

PIR listing :

PAGE 4	PIR1	CHANGE THERMAL SENSOR FROM MAX6654 TO ADM1032	DEL U11, R78, R86; ADD U56, R519
PAGE 5	PIR2	COST DOWN CPU CAPS	DEL C110, C377 ADD DIP 560UF_4V_14m C715, C716; C72, C97, C126 NOT ON
PAGE 6	PIR3	REMOVE AGP_BUS PULLUPS	RP111, RP11, RP12, RP15 NOT ON
PAGE 12			CHANGE R284, R285 FROM 33 OHM TO 10 OHM
PAGE 24	PIR4	AUDIO CODEC CHANGED FROM ALC201 TO ALC202	ADD R286 10_0402; U41, C592, C615, C593, R459, R458, C621, R433, R417, C598, R449, R444
PAGE 25			NOT ON; CHANGE R450, R444 TO 0_0402, ADD R522, R523 0_0402
PAGE 13	PIR5	EMI REQUEST TO PULL HIGH ON MK1709	ADD R385 0_0402, RESERVE R405, C585, C584, Y4; ADD 20K_0402 R525, R528 33K_0402 R526, R527; ADD R413 0_0402, R524 10K_0402, Q75 PDTA114EK
PAGE 15	PIR7	DECREASE THE NOISE ON VDDRH	ADD A .1UF_0402 CAP C719
PAGE 23	PIR8	REMOVE LAN CHASIS GROUND PER EMI'S REQUEST	DEL C243
PAGE 27	PIR10	MOVE SPKR CAPS TO AUDIO BOARD FOR COST DOWN	C692, C711 NOT ON, ADD 0_0805 R531, R532
PAGE 26	PIR11	FOR AUDIO NOISE, ISOLATE LEFT_EQ , GET_EQ , CHANGE C237'S GND TO AGND	RESERVE R529, R530
PAGE 33	PIR12	+3V, +2.5V RISES AS AC_IN, USE 2N7002 AS INVERTER INSTEAD OF 7414	ADD Q75, R532
PAGE 27	PIR13	COST DOWN, USE 74AHC125 TO REPLACED 7SH32	ADD U57, DEL U56, U50
PAGE 25	PIR14	RESERVE A JUMPER FOR AGND TO DGND	
PAGE 27	PIR15	DECREASE EARPHONE'S VOLUME	ADD R541, 542, 543, 544
PAGE 28	PIR16	Add bead for CD ROM analog grounding option	Del C237 , add L50 , change bead connection from Analog to Digital ground
PAGE 29	PIR17	Add capacitor to filter out noise on AVBATT_TEMP to prevent shut_down bug	Add C736 1uF capacitor
PAGE 5	PIR18	EMI team agree to delete all EMI clip Still reserve four clip for backup	Del EMI clip PAD2,4,6,8
PAGE 36	PIR19	Add JAE SD/MMC socket as 2nd source	Add JP29
PAGE 36	PIR20	1.Chang R121 from 499 1% 0402 Resistor to 33K 5% 0402 resistor 2.Add R568 to prevent SDLED signal directly short with Ground while write protect tag enabled.	Change R121 Add R568 3.3K , 5% , 0402
PAGE 13	PIR21	Some additional RC on SPECTRUM IC was requested by EMI to reduce interference .	Add R547 -> 10 Ohm , R546 -> 10 Ohm , R555 -> 10 Ohm , C720 -> 22p , C721 -> 22p

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title	SCHEMATIC, M/B LA-1302	
Size B	Document Number 401216	Rev 1B
Date:	Wednesday, May 29, 2002	Sheet 44 of 45

Item	Reason for change	PG#	Modify List	B.Ver#
1	For thermal teem request that thermal setting point changed from 96 to 90 degree C.	37	PR20 changed from 1.74k into 2k_1%_0603(SD014200101) PR24 changed from 21k into 19.1k_1%_0603(SD014191209)	B test BOM
2	+2.5VALWP is always power plane	41	PQ41,PQ42,PR128 should not be POP	B test BOM
3	For cost down issue	37	PC28,PC29 should not be POP PC155 should be POP (CB5600NM000)	B test BOM
4	Prevent PU4 leakage lock pre-charge circuit	38	PU4 pin14 changed from PACIN into ACON	B gerber
5				
6				

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title	SCHEMATIC, M/B LA-1302	
Size	Document Number	Rev
Custom	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 45 of 45